Chapter 11. Arithmetic Building Blocks

A Generic Digital Processor



Building Blocks for Digital Architectures

□ Arithmetic unit

✓ Bit-sliced datapath (adder, multiplier, shifter,

comparator, etc.)

- □ Memory
- ✓ RAM, ROM, Buffers, Shift registers

Control

- ✓ Finite state machine (PLA, random logic.)
- ✓ Counters
- □ Interconnect
- ✓ Switches
- ✓ Arbiters
- ✓ Bus

Bit-Sliced Design



Tile identical processing elements

Full-Adder

Addition: most commonly used arithmetic operation, also speed-limiting element.

A B ↓ Full Adder → Cout	A	В	<i>C</i> _{<i>i</i>}	S	С	Carry status
	0	0	0	0	0	delete
Sum	0	0	1	1	0	delete
Guin	0	1	0	1	0	propagate
	0	1	1	0	1	propagate
	1	0	0	1	0	propagate
	1	0	1	0	1	propagate
	1	1	0	0	1	generate
	1	1	1	1	1	generate

The Binary Adder



Express Sum and Carry as a function of P, G, D

□ Define 3 new variable which only depend on A, B:
 ✓ G=1 (D=1) ensures that a carry bit will be generated (deleted) at Co independent of Ci.

 \checkmark P=1 ensures that an incoming carry will propagate to Co.

Generate (G) = AB Propagate (P) = A \oplus B Delete = $\overline{A} \overline{B}$

- ✓ Sometimes P is also taken as P=A+B
- □ S and Co can be rewritten as functions of P and G (or D):

$$C_o(G, P) = G + PC_i$$

$$S(G, P) = P \oplus C_i$$

The Ripple-Carry Adder

N-bit ripple-carry adder: cascading N full-adder circuits in series, connecting C_{0,k-1} to C_{i,k} (k=1~N-1), and set C_{i,0}=0.
 Carry-bit "ripples" from one stage to the other
 Delay depends on input patterns: some input patterns has no rippling effect at all, while for others the carry has to ripple all the way from LSB to MSB (worst-case delay).

□ Worst-case delay: $t_{adder} \approx (N-1)t_{carry} + t_{sum}$ where t_{carry} and t_{sum} : propagation delays from C_i to C_o and S. □ Goal: make the fastest possible carry path circuit



The Ripple-Carry Adder

□ Propagation delay of ripple-carry adder is linearly proportional to N.

□ For a fast ripple-carry adder, it's far more important to optimize t_{carry} than t_{sum} , since the latter has only a minor influence on the total value of t_{adder} .



Inversion Property

□ Inversion property of full adder: inverting all inputs to a full adder results in inverted values for all outputs.

$$\overline{S}(A, B, C_i) = S(\overline{A}, \overline{B}, \overline{C_i})$$

$$\overline{C_o}(A, B, C_i) = C_o(\overline{A}, \overline{B}, \overline{C_i})$$

□ Inversion property is useful for optimizing speed of ripplecarry adder

□ The following two circuits are identical



Complimentary Static CMOS Full Adder

 ❑ Static CMOS full adder is implemented as below : C_o=AB+BC_i+AC_i, S=ABC_i+C_o(A+B+C_i)

 ❑ Design tricks: Ci are placed as close as possible to output→transistors on critical path should be placed as close as possible to gate output to reduce delay.



Complimentary Static CMOS Full Adder

- □ Static CMOS full adder has large area with slow speed
- ✓ Long chains of series PMOS in carry and sum circuits

 ✓ load capacitance of Co is large (consists of 2 diffusion and 6 gate capacitances plus wiring capacitance) (Co connects to Ci of next stage which takes 6 Ci inputs)

 ✓ carry circuit requires 2 inverting stages per bit (!Co plus inverter to get Co)

Minimize Critical Path by Reducing Inverting Stages

□ By cascading CMOS full adder and its inversion equivalent alternately, the extra inverters in carry path to get C_o from $!C_o$ can be eliminated → worst case delay of adder is reduced.



The Better Structure: Mirror Adder

- □ Mirror adder: utilize propagate/generate/delete functions
- \checkmark G=AB, D= \overline{A} \overline{B} , P=A+B
- ✓ When D=1 or G=1, $\overline{C_0}$ =1 or 0.
- ✓ When P=1, C_i is propagated (in inverted format) to $\overline{C_0}$.



The Mirror Adder

- □ The NMOS and PMOS chains are completely symmetrical. This guarantees identical rising and falling transitions if the NMOS and PMOS devices are properly sized. A maximum of two series transistors can be observed in the carry-generation circuitry.
- □ When laying out the cell, the most critical issue is the minimization of the capacitance at node C_0 . The reduction of the diffusion capacitances is particularly important.
- □ The capacitance at node C_{o} is composed of four diffusion capacitances, two internal gate capacitances, and six gate capacitances in the connecting adder cell .
- \Box Transistors connected to C_i are placed closest to output.
- Only the transistors in the carry stage have to be optimized for optimal speed. All transistors in the sum stage can be minimal size.

Quasi-Clocked Adder

□ Transmission-gate (TG) based quasi-clocked adder circuit



NMOS-Only Pass Transistor Logic



CPL Full Adder

□ 20+4×2=28 transistors

□ Problems with (more than one) threshold drops due to chaining CPL blocks



NP-CMOS Adder

Dynamic np-CMOS adder: only 17 transistors ignoring extra inverters required for input/output signals
 The alternating even and odd carry stages are realized using NMOS and PMOS networks respectively



NP-CMOS Adder

Reduced capacitance of dynamic circuits results in substantial speed-up over static implementation
 Load capacitance on carry bit includes 3 diffusion and 4 gate capacitances.



Layout of np-CMOS full adder

Manchester Carry Chain

□ Manchester carry-chain adder: uses a cascade of passtransistors to implement carry chain.

□ In precharge phase (Φ =0), all intermediate nodes A0~A4 of pass-transistor chain are precharged to "1".

□ In evaluation phase (Φ =1), M_k node is discharged to 0 when incoming carry=1 and propagate signal P_k=1, or when generate signal for stage k (G_k) is 1.



Carry-Bypass Adder

□ For ripple-carry adder, if (P₀P₁P₂P₃=1) then C_{0,3}=C_{i,0} else either DELETE or GENERATE occurred.
 □ Thus if (P₀P₁P₂P₃=1), we can directly bypass carry-in C_{i0} to C_{0,3} to reduce the delay caused by carry propagation. → carry-bypass adder.



Idea: If (P0 and P1 and P2 and P3 = 1) then $C_{03} = C_0$, else "kill" or "generate".

Sizing Manchester Carry Chain

□ Carry-chain is a distributed RC-network→ t_d =O(N²)

- □ Reducing delay of carry-chain:
- ✓ insert signal-buffering inverters with optimum stages/sizing
- ✓ Sizing transistors progressively (I_{M0}>I_{M1}>...>I_{M4}, thus size
- of M_4 to M_0 should be increased progressively.)



Manchester-Carry Implementation

Manchester-carry implementation: either carry propagates through bypass path, or carry is generated somewhere in the chain
 In both cases, delay is smaller than normal ripple configuration.
 Area overhead due to adding bypass path: 10~20%.



Delay of Carry-Bypass Adder

Assume total adder is divided in (N/M) equal by-pass stages, each contains M bits. Total propagation time

t_p≈t_{setup}+Mt_{carry}+(N/M-1)t_{bypass}+Mt_{carry}+t_{sum} where: t_{setup}: fixed overhead time to create G and P signals, t_{carry}: propagation delay through a single bit. The worst-case carrypropagation delay through a single stage is Mt_{carry} t_{bypass}: propagation delay through bypass MUX of a single stage t_{sum}: time to generate sum of final stage.

\Box Carry-bypass adder delay t_p=O(N)



□ Propagation delay of carry ripple adder vs carry-bypass adder

- ✓ Difference is substantial for larger adders (large N)
- ✓ Ripple carry adder is actually faster for smaller N
- ✓ Overhead of extra bypass MUX makes bypass structure not interesting for small N

✓ Crossover point depends on technology considerations and is normally situated between 4 and 8 bits



Linear Carry-Select Adder

Ripple carry adder: every full adder cell waits for incoming carry before outgoing carry can be generated □ To avoid the waiting, anticipate both possible values (0 and 1) of carry input and evaluate result for both cases in advance □ Once the real value of incoming carry is known, the correct output is selected with a simple MUX \rightarrow carry-select adder □ Hardware overhead: 30% (due to additional carry path and a MUX



Carry Select Adder: Critical Path

Assume total adder is divided in (N/M) equal by-pass stages, each contains M bits. Total propagation time

 $t_{add} = t_{setup} + Mt_{carrv} + (N/M)t_{mux} + t_{sum}$

where t_{carry}: carry delay through a single bit,

Mt_{carry}: carry delay through a single block



Linear Carry Select

❑ Assume full-adder and MUX cells have 1 unit delay each
 ❑ A major mismatch between the signal arrival times is observed in the MUX gate of last adder stage
 ❑ Total delay can be reduced if we equalize the delay through both inputs of the MUX gate → square-root carry select adder



Square Root Carry Select

 To equalize the inputs to MUX gates of all stages: progressively adding more bits to subsequent stages in the adder, requiring more time for the generation of carrysignals
 E.g. 1st stage add 2 bits, 2nd stage add 3 bits, 3rd stage add 4 bits, etc.



Adder Delays - Comparison



Carry-Lookahead Adder - Basic Idea Carry-lookahead adder: avoid rippling effect of carry in both <u>carry-bypass and carry-select adders</u>

□ For each bit position in an N-bit adder:

 $\begin{array}{l} C_{o,k}=f(A_k,\ B_k,\ C_{o,k-1})=G_k+P_kC_{o,k-1}\\ \text{Dependency between } C_{o,k},\ C_{o,k-1} \text{ can be avoided by expanding}\\ C_{o,k-1}:\ \ C_{o,k}=G_k+P_k(G_{k-1}+P_{k-1}C_{o,k-2})\\ \text{Finally: } C_{o,k}=G_k+P_k(G_{k-1}+P_{k-1}(\ldots+P_1(G_0+P_0C_{i,0}))) \quad (C_{i,0}=0)\\ \square \text{ For every bit, carry and sum outputs are independent of}\\ \text{previous bit. The ripple effect has been eliminated.} \rightarrow \text{addition}\\ \text{time should be independent of N.} \end{array}$



Carry Lookahead Adder: Topology

- Example carry lookahead adder for N=4
- ✓ It contains some hidden dependencies
- ✓ Large fan-in makes it prohibitively slow for large N



Logarithmic Look-Ahead Adder

- □ Consider a generic associative operator dot operation (•)
- ✓ associatiivity property: (a•b)•c=a•(b•c)
- \checkmark Dot operation of N arguments can be executed with critical path of (log₂N)t, (t.: propagation delay of dot operation)
- □ Ex: For N=8, both designs have same number of operators.
- ✓ Linear (ripple) topology: critical path delay=7t.
- ✓ Logarithmic (tree-like fashion): critical path delay=3t.



Logarithmic Lookahead Adder: Brent-Kung Adder Addition operation is associative



The Binary Multiplication

Multiplication: expensive and slow operation
 Multipliers are in effect complex adder arrays
 Consider 2 unsigned binary numbers X(M bits) and Y(N bits)

$$Z = X \times Y = \frac{\sum_{k=0}^{M+N-1} Z_k 2^k}{\sum_{k=0}^{k-1} Z_i 2^{i}} = \left(\sum_{i=0}^{M-1} X_i 2^{i} \right) \left(\sum_{j=0}^{N-1} Y_j 2^{j} \right) \text{ with } X = \sum_{i=0}^{M-1} X_i 2^{i} \sum_{j=0}^{k-1} Y_j 2^{i} = \sum_{j=0}^{M-1} \sum_{j=0}^{N-1} X_j 2^{j} \sum_{j=0}^{k-1} Y_j 2^{j} = 0$$

The Binary Multiplication

Common implementation of binary multiplier: similar to manually computing a multiplication

✓ Multiplicand is consecutively multiplied (AND operation) with every bit of multiplier → partial products

✓ Intermediate results are added after proper shifting



The Array Multiplier

- Array multiplier:
- ✓ Generating N partial products needs N M-bit AND gates
- ✓ Requires (N-1) M-bit adders to add N partial results
- ✓ Shifting of partial results: simple routing (not active logic)
- ✓ Can be compacted into a rectangle \rightarrow efficient layout



The M×N Array Multiplier — Critical Path □ Propagation delay of <u>M×N array multiplier</u>

- ✓ Partial sum adders: ripple-carry structures
- Partial sum adders: hpple-carry structures
 There are many almost identical-length paths
- There are many almost identical-length paths
- ✓ Propagation delay t_{mult} ≈[(M-1)+(N-2)] t_{carry} +(N-1) t_{sum} + t_{and}
 - t_{carry} : delay between C_{in} and C_{out}
 - t_{sum}: delay between C_{in} and Sum of full adder t_{and}: delay of AND gate



Adder Cells in Array Multiplier

□ Minimizing delay of array multiplier requires minimization of both t_{carry} and $t_{sum} \rightarrow It$ helps if $t_{carry} = t_{sum}$ □ A full adder with comparable t_{sum} and t_{carry} delays using TG EXOR (24 transistors)





Identical Delays for Carry and Sum

Carry-Save Multiplier

Carry-save multiplier: more efficient

 ✓ Fact: multiplication result does not change when output carry bits are passed diagonally downwards instead of to the right
 ✓ An extra M-bit full-adder is added (vector-merging adder) to generate final result

✓ carry bits are not immediately added, but are rather "saved" for

HA

next adder stage



Figure. A 4X4 carry-save multiplier, the critical path is highlightedin gray $t_{mult} = (N-1)t_{carry} + (N-1)t_{and} + t_{merge}$

Multiplier Floorplan

Rectangle floorplan of carry-save multiplier



Wallace-Tree Multiplier



Multipliers —Summary

- □ Optimization goals different from binary adder
- Once again: identify critical path
- □ Other possible techniques
- ✓ Logarithmic versus linear (Wallace tree multiplier)
- ✓ Data encoding (Booth)
- ✓ Pipelining
- □ First Glimpse at System Level Optimization

The Binary Shifter

□ Shifter: used in floating-point units, scalers, multiplications by constant numbers.

□ It can be implemented by appropriate signal wiring

□ A 1-bit left-right shifter: depending on control signals, input word is either shifted left or right or remain unchanged.

□ N-bit shifters can be built by cascading 1-bit shifters, but very slow for large N



The Barrel Shifter



4x4 barrel shifter



Logarithmic Shifter



$width_{\log} \sim p_m(2K + (1 + 2 + ... + 2^{K-1})) = p_m(2^K + 2K - 1)$

0-7 bit Logarithmic Shifter

Design as a Trade-Off



Layout Strategies for Bit-Sliced Datapaths



Layout of Bit-sliced Datapaths



