

## Flow up the implementation of course syllabus

<b>Course Instructor</b>	Ahmed K. Jameil				
<b>E_mail</b>	<a href="mailto:ahmedkhudaer@yahoo.com">ahmedkhudaer@yahoo.com</a>				
<b>Title</b>	Digital system design				
<b>Course Coordinator</b>					
<b>Course Objective</b>	To provide an in-depth knowledge of the design of digital circuits and the use of Hardware Description Language in digital system design.				
<b>Course Description</b>	To understand different methods used for the simplification of Boolean functions To design and implement combinational circuits To design and implement synchronous sequential circuits To design and implement asynchronous sequential circuits To study the fundamentals of VHDL / Verilog HDL To design and implement Memory To design and implement PLD's				
<b>Textbook</b>	M.Morris Mano, "Digital Design", 3rd edition, Pearson Education, 2007.				
<b>Course Assessment</b>	<b>First Term</b>	<b>Mid-Year</b>	<b>2nd Term</b>	<b>Project</b>	<b>Final Exam</b>
	10 %	20 %	10 %	----	60 %
<b>General Notes</b>	<ol style="list-style-type: none"> <li>١. Charles H.Roth, Jr. "Fundamentals of Logic Design", 4th Edition, Jaico Publishing House, Cengage Earning, 5th ed, 2005</li> <li>٢. Donald D.Givone, "Digital Principles and Design", Tata McGraw-Hill, 2007</li> <li>٣. Digital systems VHDL &amp; Verilog design , Dr. mohamed khalil hani, UTM.</li> <li>٤. CAD for Electronic Design ,lecture notes, Dr. Muhammed Nadzir ,UTM.</li> <li>٥. Stephen Brown &amp; Zvonko Vranesic, Fundamentals of Digital Logic with Verilog Design, McGraw-Hill, 2004</li> </ol>				

## Course Weekly Outline

week	Date	Topics Covered	Lab. Experiment Assignments	Notes
١	٠٨/١٠/٢٠١٤	Introduction in the digital circuits		
٢	١٥/١٠/٢٠١٤	Rules for planning the digital circuits		
٣	٢٢/١٠/٢٠١٤	Design of combinational Logic circuits		
٤	٢٩/١٠/٢٠١٤	Modeling combinational logic Verilog		
٥	٠٥/١١/٢٠١٤	Modeling sequentail logic in Verilog		
٦	١٢/١١/٢٠١٤	Transistor-Transistor-Logic (T.T.L)		
٧	١٩/١١/٢٠١٤	Test <sup>١</sup> ٥%		
٨	٢٦/١١/٢٠١٤	Complementary metal Oxide Semiconductor		
٩	٠٣/١٢/٢٠١٤	Design of Digital Sequential Circuits		
١٠	١٠/١٢/٢٠١٤	Programmable Logic Array		
١١	١٧/١٢/٢٠١٤	Programmable Array Logic		
١٢	٢٤/١٢/٢٠١٤	Programmable Logic Devices		
١٣	٣١/١٢/٢٠١٤	Test <sup>٢</sup> ٥%		
١٤	٠٦/٠١/٢٠١٥	Holiday		
١٥	--	--		
١٦	--	--		
<b>Half-Year Break</b>				
١٧	١٧/٠٢/٢٠١٥	Design of combinational Circuits using memory Techniques		
١٨	٢٤/٠٢/٢٠١٥	Design of memory circuits		
١٩	٠٣/٠٣/٢٠١٥	Design methods using REED-Muller		
٢٠	١٠/٠٣/٢٠١٥	Test <sup>١</sup> ٥%		
٢١	١٧/٠٣/٢٠١٥	To design and implement synchronous sequential circuits		
٢٢	٢٤/٠٣/٢٠١٥	How logic is controlled		
٢٣	٣١/٠٣/٢٠١٥	Mealy/Moore state machines		

٢٤	٠٧/٠٤/٢٠١٥	State diagrams & state tables		
٢٥	١٤/٠٤/٢٠١٥	<b>To design and implement Asynchronous sequential circuits</b>		
٢٦	٢١/٠٤/٢٠١٥	<b>Comparison of synchronous/asynchronous circuits</b>		
٢٧	٢٨/٠٤/٢٠١٥	<b>Dealing with asynchronous inputs/asynchronous hazards</b>		
٢٨	٠٥/٠٥/٢٠١٥	To study the fundamental of Races		
٢٩	١٢/٠٥/٢٠١٥	Algorithm State Machines ( A.S.M )		
٣٠	١٩/٠٥/٢٠١٥	Finite State Machines ( F.S.M )		
٣١	٢٦/٠٥/٢٠١٥	<b>Application of Advanced Operational Amplifier circuits</b>		
٣٢	٠٢/٠٦/٢٠١٥	Test٢ ٥%		

**Republic of Iraq**

**The Ministry of Higher Education**

**& Scientific Research**



**University: Diyala**

**College: Engineering**

**Department: Computer and S/W**

**Stage: Third**

**Lecturer name: ahmed k. jameil**

**Academic Status: Lecturer**

**Qualification: master**

**Place of work: Computer Dept.**

**Instructor Signature:**

**Dean Signature:**