University Of Diyala College Of Engineering Computer Engineering Department



# COMPUTER SYSTEM ARCHITECTURE REGISTER TRANSFER AND MICROOPERATIONS

Dr. Yasir Amer Abbas Second stage 2017

#### CONTENTS

- Register Transfer Language
- Register Transfer
- Bus and Memory Transfers
- Arithmetic Microoperations
- Logic Microoperations
- Shift Microoperations
- Arithmetic Logic Shift Unit

### 4-1 REGISTER TRANSFER LANGUAGE (RTL)

- Digital System: An interconnection of hardware modules that do a certain task on the information.
- Registers + Operations performed on the data stored in them = Digital Module
- Modules are interconnected with common data and control paths to form a digital computer system

### 4-1 REGISTER TRANSFER LANGUAGE CONT.

- Microoperations: operations executed on data stored in one or more registers.
- For any function of the computer, a sequence of Microoperations is used to describe it
- The result of the operation may be:
  - replace the previous binary information of a register or
  - transferred to another register



Shift Right Operation

010110111001

### 4-1 REGISTER TRANSFER LANGUAGE CONT.

 The internal hardware organization of a digital computer is defined by specifying:

- The set of registers it contains and their function
- The sequence of microoperations performed on the binary information stored in the registers
- The control that initiates the sequence of microoperations

### Registers + Microoperations Hardware + Control Functions = Digital Computer

### 4-1 REGISTER TRANSFER LANGUAGE CONT.

 Register Transfer Language (RTL) : a symbolic notation to describe the Microoperations transfers among registers

#### Next steps:

- Define symbols for various types of Microoperations,
- Describe the hardware that implements these Microoperations

### 4-2 REGISTER TRANSFER (OUR FIRST MICROOPERATION)

- Computer registers are designated by capital letters (sometimes followed by numerals) to denote the function of the register
  - R1: processor register
  - MAR: Memory Address Register (holds an address for a memory unit)
  - PC: Program Counter
  - IR: Instruction Register
  - SR: Status Register

• The individual flip-flops in an n-bit register are numbered in sequence from 0 to n-1 (from the right position toward the left position)



Register R1



Showing individual bits

A block diagram of a register

Other ways of drawing the block diagram of a register:



Numbering of bits



Partitioned into two parts

- Information transfer from one register to another is described by a replacement operator: R2 ← R1
- This statement denotes a transfer of the content of register R1 into register R2
- The transfer happens in one clock cycle
- The content of the R1 (source) does not change
- The content of the R2 (destination) will be lost and replaced by the new data transferred from R1
- We are assuming that the circuits are available from the outputs of the source register to the inputs of the destination register, and that the destination register has a parallel load capability

Conditional transfer occurs only under a control condition

• Representation of a (conditional) transfer

P:  $R2 \leftarrow R1$ 

- A binary condition (P equals to 0 or 1) determines when the transfer occurs
- The content of R1 is transferred into R2 only if P is 1

Hardware implementation of a controlled transfer: P: R2  $\leftarrow$  R1



Basic Symbols for Register Transfers		
Symbol	Description	Examples
Letters & numerals	Denotes a register	MAR, R2
Parenthesis ()	Denotes a part of a register	R2(0-7), R2(L)
Arrow ←	Denotes transfer of information	R2 ← R1
Comma ,	Separates two microoperations	$R2 \leftarrow R1, R1 \leftarrow R2$

#### 4-3 BUS AND MEMORY TRANSFERS

- Paths must be provided to transfer information from one register to another
- A <u>Common Bus System</u> is a scheme for transferring information between registers in a multiple-register configuration
- A bus: set of common lines, one for each bit of a register, through which binary information is transferred one at a time
- Control signals determine which register is selected by the bus during each particular register transfer

#### 4-3 BUS AND MEMORY TRANSFERS



#### 4-3 BUS AND MEMORY TRANSFERS

- The transfer of information from a bus into one of many destination registers is done:
  - By connecting the bus lines to the inputs of all destination registers and then:
  - activating the load control of the particular destination register selected
- We write: R2 ← C to symbolize that the content of register C is *loaded into* the register R2 using the common system bus
- It is equivalent to: BUS  $\leftarrow$  C, (select C) R2  $\leftarrow$  BUS (Load R2)

### 4-3 BUS AND MEMORY TRANSFERS: THREE-STATE BUS BUFFERS

- A bus system can be constructed with three-state buffer gates instead of multiplexers
- A three-state buffer is a digital circuit that exhibits three states: logic-0, logic-1, and high-impedance (Hi-Z)



### 4-3 BUS AND MEMORY TRANSFERS: THREE-STATE BUS BUFFERS CONT.







18

### 4-3 BUS AND MEMORY TRANSFERS: THREE-STATE BUS BUFFERS CONT.



## 4-3 BUS AND MEMORY TRANSFERS: MEMORY TRANSFER

- Memory read : Transfer from memory
- Memory write : Transfer to memory
- Data being read or wrote is called a memory word (called M)- (refer to section 2-7)
- It is necessary to specify the address of M when writing /reading memory
- This is done by enclosing the address in square brackets following the letter M
- Example: M[0016] : the memory contents at address 0x0016

### BUS AND MEMORY TRANSFERS: MEMORY TRANSFER

- Each register (word) can hold n bits of data
- Assume the RAM contains r = 2k words. It needs the following
  - n data input lines
  - n data output lines
  - k address lines
  - A Read control line
  - A Write control line



### 4-3 BUS AND MEMORY TRANSFERS: MEMORY TRANSFER CONT.

 Assume that the address of a memory unit is stored in a register called the Address Register AR

#### • Lets represent a Data Register with DR, then:

o Read: DR ← M[AR]

• Write: M[AR]  $\leftarrow$  DR

### 4-3 BUS AND MEMORY TRANSFERS: MEMORY TRANSFER CONT.



23

#### SUMMARY OF REGISTER TRANSFER MICROOPERATIONS

A ← B	Transfer content of reg. B into reg. A
$AR \leftarrow DR(AD)$	Transfer content of AD portion of reg. DR into reg. AR
$A \leftarrow constant$	Transfer a binary constant into reg. A
$ABUS \leftarrow R1,$	Transfer content of R1 into bus A and, at the same time,
R2 ← ABUS	transfer content of bus A into R2
AR	Address register
DR	Data register
M[R]	Memory word specified by reg. R
М	Equivalent to M[AR]
$DR \leftarrow M$	Memory read operation: transfers content of
	memory word specified by AR into DR
$M \leftarrow DR$	Memory write operation: transfers content of
	DR into memory word specified by AR

#### **4-4 ARITHMETIC MICROOPERATIONS**

- The microoperations most often encountered in digital computers are classified into four categories:
  - Register transfer microoperations
  - Arithmetic microoperations (on numeric data stored in the registers)
  - Logic microoperations (bit manipulations on nonnumeric data)
  - Shift microoperations

### 4-4 ARITHMETIC MICROOPERATIONS CONT.

- The basic arithmetic microoperations are: addition, subtraction, increment, decrement, and shift
- Addition Microoperation:

#### R3 ←R1+R2

• Subtraction Microoperation:

```
R3 ← R1-R2 or :
```

R3 ←R1+ R2 +1

### 4-4 ARITHMETIC MICROOPERATIONS CONT.

• One's Complement Microoperation:

#### $R2 \leftarrow \overline{R2}$

• Two's Complement Microoperation:

#### R2 ←R2+1

• Increment Microoperation:

 $R2 \leftarrow R2 + 1$ 

• Decrement Microoperation:

**R2** ← **R2-1** 

### SUMMARY OF TYPICAL ARITHMETIC MICRO-OPERATIONS

R3 ← R1 + R2	Contents of R1 plus R2 transferred to R3
R3 ← R1 - R2	Contents of R1 minus R2 transferred to R3
R2 ← R2'	Complement the contents of R2
R2 ← R2'+1	2's complement the contents of R2 (negate)
R3 ← R1 + R2'+ 1	subtraction
R1 ← R1 + 1	Increment
R1 ← R1 - 1	Decrement

#### HALF ADDER/FULL ADDER

Half Adder



#### **Full Adder**





c = xy

$$c_n = xy + xc_{n-1} + yc_{n-1}$$
$$= xy + (x \oplus y)c_{n-1}$$





29

### 4-4 ARITHMETIC MICROOPERATIONS BINARY ADDER



4-bit binary adder (connection of FAs)

### 4-4 ARITHMETIC MICROOPERATIONS BINARY ADDER-SUBTRACTOR



4-bit adder-subtractor

## 4-4 ARITHMETIC MICROOPERATIONS BINARY ADDER-SUBTRACTOR

- For unsigned numbers, this gives A B if A≥B or the 2's complement of (B A) if A < B (example: 3 5 = -2= 1110)</li>
- For signed numbers, the result is A B provided that there is no overflow. (example : -3 5= -8) 1101

1011 +

1000



**Overflow detector for signed numbers** 

4-4 ARITHMETIC MICROOPERATIONS BINARY ADDER-SUBTRACTOR CONT.

- What is the range of unsigned numbers that can be represented in 4 bits?
- What is the range of signed numbers that can be represented in 4 bits?
- Repeat for n-bit?!

### 4-4 ARITHMETIC MICROOPERATIONS BINARY INCREMENTER



**4-bit Binary Incrementer** 

## 4-4 ARITHMETIC MICROOPERATIONS BINARY INCREMENTER

- Binary Incrementer can also be implemented using a counter
- A binary decrementer can be implemented by adding 1111 to the desired register each time!

## 4-4 ARITHMETIC MICROOPERATIONS ARITHMETIC CIRCUIT

- This circuit performs seven distinct arithmetic operations and the basic component of it is the parallel adder
- The output of the binary adder is calculated from the following arithmetic sum:

• D = A + Y + C<sub>in</sub>

### 4-4 ARITHMETIC MICROOPERATIONS ARITHMETIC CIRCUIT CONT.



**4-bit Arithmetic Circuit** 



#### 4-5 LOGIC INICROOPERATIONS THE FOUR BASIC MICROOPERATIONS CONT.

#### **AND Microoperation**

o Symbol: ∧



• Example:  $100110_2 \land 1010110_2 = 0000110_2$ 



#### 4-5 LOGIC INICROOPERATIONS THE FOUR BASIC MICROOPERATIONS CONT.

#### **XOR (Exclusive-OR) Microoperation**

o Symbol: ⊕

• Gate:



• Example:  $100110_2 \oplus 1010110_2 = 1110000_2$ 

## 4-5 LOGIC MICROOPERATIONS OTHER LOGIC MICROOPERATIONS

#### **Selective-set Operation**

 Used to force selected bits of a register into logic-1 by using the OR operation

• Example:  $0100_2 \lor 1000_2 = 1100_2$ 

In a processor register

Loaded into a register from memory to perform the selective-set operation 4-5 LOGIC MICROOPERATIONS OTHER LOGIC MICROOPERATIONS CONT.

### Selective-complement (toggling) Operation

 Used to force selected bits of a register to be complemented by using the XOR operation

• Example:  $0001_2 \oplus 1000_2 = 1001_2$ 

In a processor register

Loaded into a register from memory to perform the selective-complement operation 4-5 LOGIC MICROOPERATIONS OTHER LOGIC MICROOPERATIONS CONT.

#### **Insert Operation**

Step1: mask the desired bits
Step2: OR them with the desired value

• Example: suppose R1 = 0110 1010, and we desire to replace the leftmost 4 bits (0110) with 1001 then:

- Step1: 0110 1010 ∧ 0000 1111
- Step2: 0000 1010 v 1001 0000

• → R1 = 1001 1010





## 4-5 LOGIC MICROOPERATIONS OTHER LOGIC MICROOPERATIONS CONT.

### Set (Preset) Microoperation

 Force all bits into 1's by ORing them with a value in which all its bits are being assigned to logic-1

• Example: 
$$100110_2 \vee 111111_2 = 111111_2$$

### **Clear (Reset) Microoperation**

 Force all bits into 0's by ANDing them with a value in which all its bits are being assigned to logic-0

• Example:  $100110_2 \land 000000_2 = 000000_2$ 

### 4-5 LOGIC MICROOPERATIONS HARDWARE IMPLEMENTATION

- The hardware implementation of logic microoperations requires that logic gates be inserted for each bit or pair of bits in the registers to perform the required logic function
- Most computers use only four (AND, OR, XOR, and NOT) from which all others can be derived.

## 4-5 LOGIC MICROOPERATIONS HARDWARE IMPLEMENTATION CONT.



# 4-6 SHIFT MICROOPERATIONS O Used for serial transfer of data

- Also used in conjunction with arithmetic, logic, and other data-processing operations
- The contents of the register can be shifted to the left or to the right
- As being shifted, the first flip-flop receives its binary information from the serial input
- Three types of shift: Logical, Circular, and Arithmetic





### 4-6 SHIFT MICROOPERATIONS: CIRCULAR SHIFTS (ROTATE OPERATION)

- Circulates the bits of the register around the two ends without loss of information
- o Circular Shift Right: R1←cir R1





The same



Circular Shift Left

4-6 SHIFT MICROOPERATIONS ARITHMETIC SHIFTS

- Shifts a signed binary number to the left or right
- An arithmetic shift-left multiplies a signed binary number by 2: ashl (00100): 01000
- An arithmetic shift-right divides the number by 2

ashr (00100) : 00010

 An overflow may occur in arithmetic shiftleft, and occurs when the sign bit is changed (sign reversal)

### 4-6 SHIFT MICROOPERATIONS ARITHMETIC SHIFTS CONT.



### 4-6 SHIFT MICROOPERATIONS ARITHMETIC SHIFTS CONT.

 An overflow flip-flop V<sub>s</sub> can be used to detect an arithmetic shift-left overflow

$$V_s = R_{n-1} \oplus R_{n-2}$$

$$R_{n-1} \bullet \qquad V_s = \begin{cases} 1 \rightarrow \text{overflow} \\ 0 \rightarrow \text{no overflow} \end{cases}$$

56

#### 4-6 SHIFT MICROOPERATIONS CONT.

#### • Example: Assume R1=11001110, then:

- Arithmetic shift right once : R1 = 11100111
- Arithmetic shift right twice : R1 = 11110011
- Arithmetic shift left once : R1 = 10011100
- Arithmetic shift left twice : R1 = 00111000
- Logical shift right once : R1 = 01100111
- Logical shift left once : R1 = 10011100
- Circular shift right once : R1 = 01100111
- Circular shift left once : R1 = 10011101

## 4-6 Shift Microoperations Hardware Implementation <sup>CONT.</sup>

- A possible choice for a shift unit would be a bidirectional shift register with parallel load (refer to Fig 2-9). Has drawbacks:
  - Needs two pulses (the clock and the shift signal pulse)
  - Not efficient in a processor unit where multiple number of registers share a common bus
- It is more efficient to implement the shift operation with a combinational circuit

## 4-6 Shift Microoperations Hardware Implementation <sup>Cont.</sup>



59

#### **4-7 ARITHMETIC LOGIC SHIFT UNIT**

 Instead of having individual registers performing the microoperations directly, computer systems employ a number of storage registers connected to a common operational unit called an Arithmetic Logic Unit (ALU)

### 4-7 ARITHMETIC LOGIC SHIFT UNIT CONT.

