University Of Diyala College Of Engineering Computer Engineering Department



COMPUTER SYSTEM ARCHITECTURE

MICROPROGRAMMED CONTROL

Dr. Yasir Amer Abbas Second stage 2017

CONTENTS

CONTROL MEMORY

SEQUENCING MICROINSTRUCTIONS

MICRO PROGRAM EXAMPLE

DESIGN OF CONTROL UNIT

CONTROL UNIT IMPLEMENTATION

Hardwired



Microprogrammed



MICROPROGRAMMED CONTROL UNIT

• Control signals

• Group of bits used to select paths in multiplexers, decoders, arithmetic logic units

• Control variables

Binary variables specify microoperations
 Certain microoperations initiated while others idle

• Control word

• String of 1's and 0's represent control variables

MICROPROGRAMMED CONTROL UNIT

• Control memory

- Memory contains control words (Control Storage: CS)
- Storage in the Microprogrammed control unit to store the microprogram
- Writeable Control Memory(Writeable Control Storage:WCS) CS whose contents can be modified
- Allows the microprogram can be changed
- Instruction set can be changed or modified

o Dynamic Microprogramming

- Computer system whose control unit is implemented with a microprogram in WCS
- Microprogram can be changed by a systems programmer or a user

MICROPROGRAMMED CONTROL UNIT

• Microinstructions

- Control words stored in control memory
- Specify control signals for execution of Microoperations
- Contains a control word and a sequencing word Control Word
- All the control information required for one clock cycle
- Sequencing Word Information needed to decide the next microinstruction address
- Vocabulary to write a microprogram

• Microprogram

- Sequence of microinstructions
- Program stored in memory that generates all the control signals required to execute the instruction set correctly
- - Consists of microinstructions

CONTROL MEMORY

- Read-only memory (ROM)
- Content of word in ROM at given address specifies microinstruction
- Each computer instruction initiates series of microinstructions (microprogram) in control memory
- These microinstructions generate microoperations to
 - Fetch instruction from main memory
 - Evaluate effective address
 - Execute operation specified by instruction
 - Return control to fetch phase for next instruction



MICROPROGRAMMED CONTROL ORGANIZATION



• Control memory

- Contains microprograms (set of microinstructions)
- Microinstruction contains
 - Bits initiate microoperations
 - Bits determine address of next microinstruction
- Control address register (CAR)
 - Specifies address of next microinstruction

MICROPROGRAMMED CONTROL ORGANIZATION

• Next address generator (microprogram sequencer)

• Determines address sequence for control memory

• Microprogram sequencer functions

- Increment CAR by one
- Transfer external address into CAR
- Load initial address into CAR to start control operations

MICROPROGRAMMED CONTROL ORGANIZATION

• Control data register (CDR)- or pipeline register

- Holds microinstruction read from control memory
- Allows execution of microoperations specified by control word simultaneously with generation of next microinstruction
- Control unit can operate without CDR



MICROPROGRAM ROUTINES

• Routine

- Group of microinstructions stored in control memory
- Each computer instruction has its own microprogram routine to generate microoperations that execute the instruction

MICROPROGRAM ROUTINES

• Subroutine

• Sequence of microinstructions used by other routines to accomplish particular task

• Example

• Subroutine to generate effective address of operand for memory reference instruction

• Subroutine register (SBR)

• Stores return address during subroutine call

CONDITIONAL BRANCHING

- Branching from one routine to another depends on status bit conditions
- Status bits provide parameter info such as
 - Carry-out of adder
 - Sign bit of number
 - Mode bits of instruction
- Info in status bits can be tested and actions initiated based on their conditions: 1 or 0
- Our Our Output Outpu
 - Fix value of status bit to 1

MAPPING OF INSTRUCTION

• Each computer instruction has its own microprogram routine stored in a given location of the control memory

• Mapping

• Transformation from instruction code bits to address in control memory where routine is located

MAPPING OF INSTRUCTION

• Example

• Mapping 4-bit operation code to 7-bit address



Address Sequencing

• Address sequencing capabilities required in control unit

- Incrementing CAR
- Unconditional or conditional branch, depending on status bit conditions
- Mapping from bits of instruction to address for control memory
- Facility for subroutine call and return

Address Sequencing



MICRO PROGRAM EXAMPLE



MICROPROGRAM EXAMPLE Computer instruction format

<u>15</u>	14 11	10	0
Ι	Opcode	Address	5

Four computer instructions

Symbol	OP-code	Description
ADD	0000	$AC \leftarrow AC + M[EA]$
BRANCH	0001	if (AC < 0) then (PC \leftarrow EA)
STORE	0010	M[EA] ← AC
EXCHANGE	0011	$AC \leftarrow M[EA], M[EA] \leftarrow AC$

EA is the effective address

Microinstruction Format

3	3	3	2	2	7
F1	F2	F3	CD	BR	AD

F1, F2, F3: Microoperation fields CD: Condition for branching BR: Branch field AD: Address field

MICROINSTRUCTION FIELDS

F1	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC + DR$	ADD
010	$AC \leftarrow 0$	CLRAC
011	$AC \leftarrow AC + 1$	INCAC
100	$AC \leftarrow DR$	DRTAC
101	AR ← DR(0-10)	DRTAR
110	$AR \leftarrow PC$	PCTAR
111	M[AR] ← DR	WRITE

F2	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC - DR$	SUB
010	$AC \leftarrow AC \lor DR$	OR
011	$AC \leftarrow AC \land DR$	AND
100	$DR \leftarrow M[AR]$	READ
101	$DR \leftarrow AC$	ACTDR
110	DR ← DR + 1	INCDR
111	DR(0-10) ← PC	PCTDR
1		

F3	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC \oplus DR$	XOR
010	$AC \leftarrow AC'$	СОМ
011	$AC \leftarrow shI AC$	SHL
100	$AC \leftarrow shr AC$	SHR
101	PC ← PC + 1	INCPC
110	PC ← AR	ARTPC
111	Reserved	

MICROINSTRUCTION FIELDS

CD	Condition	Symbol	Comments
00	Always = 1	U	Unconditional branch
01	DR(15)	1	Indirect address bit
10	AC(15)	S	Sign bit of AC
11	AC = 0	Z	Zero value in AC

BR	Symbol	Function
00	JMP	CAR ← AD if condition = 1
		$CAR \leftarrow CAR + 1$ if condition = 0
01	CALL	$CAR \leftarrow AD$, $SBR \leftarrow CAR + 1$ if condition = 1
		$CAR \leftarrow CAR + 1$ if condition = 0
10	RET	CAR ← SBR (Return from subroutine)
11	MAP	CAR(2-5) ← DR(11-14), CAR(0,1,6) ← 0

Symbolic Microinstruction

- Sample Format Label: Micro-ops CD BR AD
- Label may be empty or may specify symbolic address terminated with colon
- Micro-ops consists of 1, 2, or 3 symbols separated by commas
- CD one of {U, I, S, Z}
 Ut Upgenditional Brand
 - U: Unconditional Branch
 - I: Indirect address bit
 - S: Sign of AC
 - Z: Zero value in AC
- BR one of {JMP, CALL, RET, MAP}
- AD one of {Symbolic address, NEXT, empty}

FETCH ROUTINE • Fetch routine

- Read instruction from memory
- Decode instruction and update PC

Microinstructions for fetch routine:

AR ← PC DR ← M[AR], PC ← PC + 1 AR ← DR(0-10), CAR(2-5) ← DR(11-14), CAR(0,1,6) ← 0

Symbolic microprogram for fetch routine:

	ORG 64			
FETCH:	PCTAR	U	JMP	NEXT
	READ, INCPC	U	JMP	NEXT
	DRTAR	U	MAP	

Binary microporgram for fetch routine:

Binary address	F1	F2	F3	CD	BR	AD
1000000	110	000	000	00	00	1000001
1000001	000	100	101	00	00	1000010
1000010	101	000	000	00	11	000000

Symbolic Microprogram

- Control memory: 128 20-bit words
- First 64 words: Routines for 16 machine instructions
- Last 64 words: Used for other purpose (e.g., fetch routine and other subroutines)
- Mapping: OP-code XXXX into 0XXXX00, first address for 16 routines are 0(0 0000 00), 4(0 0001 00), 8, 12, 16, 20, ..., 60

Partial Symbolic Microprogram

	-	<u> </u>		
Label	Microops	CD	BR	AD
ADD:	ORG 0 NOP READ ADD	l U U	CALL JMP JMP	INDRCT NEXT FETCH
BRANCH: OVER:	ORG 4 NOP NOP NOP ARTPC	S U I U	JMP JMP CALL JMP	OVER FETCH INDRCT FETCH
STORE:	ORG 8 NOP ACTDR WRITE	I U U	CALL JMP JMP	INDRCT NEXT FETCH
EXCHANGE:	ORG 12 NOP READ ACTDR, DRTAC WRITE	I U U U	CALL JMP JMP JMP	INDRCT NEXT NEXT FETCH
FETCH:	ORG 64 PCTAR READ, INCPC DRTAR	U U U	JMP JMP MAP	NEXT NEXT
INDRCT:	READ DRTAR	Ŭ U	JMP RET	NEXT

BINARY MICROPROGRAM

	Address		Binary	Microinstr	uction			
Micro Routine	Decimal	Binary	F1	F2	F3	CD	BR	AD
ADD	0	0000000	000	000	000	01	01	1000011
	1	0000001	000	100	000	00	00	0000010
	2	0000010	001	000	000	00	00	1000000
	3	0000011	000	000	000	00	00	1000000
BRANCH	4	0000100	000	000	000	10	00	0000110
	5	0000101	000	000	000	00	00	1000000
	6	0000110	000	000	000	01	01	1000011
	7	0000111	000	000	110	00	00	1000000
STORE	8	0001000	000	000	000	01	01	1000011
	9	0001001	000	101	000	00	00	0001010
	10	0001010	111	000	000	00	00	1000000
	11	0001011	000	000	000	00	00	1000000
EXCHANGE	12	0001100	000	000	000	01	01	1000011
	13	0001101	001	000	000	00	00	0001110
	14	0001110	100	101	000	00	00	0001111
	15	0001111	111	000	000	00	00	1000000
FETCH	64	1000000	110	000	000	00	00	1000001
	65	1000001	000	100	101	00	00	1000010
	66	1000010	101	000	000	00	11	000000
INDRCT	67	1000011	000	100	000	00	00	1000100
	68	1000100	101	000	000	00	10	0000000

DESIGN OF CONTROL UNIT



MICROPROGRAM SEQUENCER



INPUT LOGIC FOR MICROPROGRAM SEQUENCER



Input Logic

Meaning	Source of Address	S_1S_0	L
In-Line	CAR+1	00	0
JMP	CS(AD)	01	0
In-Line	CAR+1	00	0
CALL	CS(AD) and SBR <- CAR+1	01	1
RET	SBR	10	0
MAP	DR(11-14)	11	0
	Veaning In-Line JMP In-Line CALL RET MAP	Meaning Source of Address In-Line CAR+1 JMP CS(AD) In-Line CAR+1 CALL CS(AD) and SBR <- CAR+1 RET SBR MAP DR(11-14)	MeaningSource of Address S_1S_0 In-LineCAR+100JMPCS(AD)01In-LineCAR+100CALLCS(AD) and SBR <- CAR+1

S1 = I1
S₀ =
$$I_0I_1 + I1'T$$

L = $I_1'I0T$