University Of Diyala College Of Engineering Computer Engineering Department



COMPUTER SYSTEM ARCHITECTURE

MEMORY ORGANIZATION


Dr. Yasir Amer Abbas Second stage 2017

MEMORY ORGANIZATION

- Memory Hierarchy
- Main Memory
- Auxiliary Memory
- Associative Memory
- Cache Memory
- Virtual Memory
- Memory Management Hardware

MEMORY HIERARCHY


Memory Hierarchy is to obtain the highest possible access speed while minimizing the total cost of the memory system



Main Memory


MAIN MEMORY

RAM and ROM Chips Typical RAM chip



CS1	CS2	RD	WR	Memory function	State of data bus
0	0	Х	Х	Inhibit	High-impedence
0	1	Х	Х	Inhibit	High-impedence
1	0	0	0	Inhibit	High-impedence
1	0	0	1	Write	Input data to RAM
1	0	1	Х	Read	Output data from RAM
1	1	X	Х	Inhibit	High-impedence

Typical ROM chip



MEMORY ADDRESS MAP

Address space assignment to each memory chip

Example: 512 bytes RAM and 512 bytes ROM

_	Неха	Address bus									
Component	address	10	9	8	7	6	5	4	3	2	1
RAM 1 RAM 2	0000 - 007F 0080 - 00FF	-	-					X X			
RAM 3 RAM 4	0100 - 017F 0180 - 01FF	-	-	-				X X			
ROM	0200 - 03FF	1	X	X	X	X	X	X	X	X	X

Memory Connection to CPU

- RAM and ROM chips are connected to a CPU through the data and address buses
- The low-order lines in the address bus select the byte within the chips and other lines in the address bus select a particular chip through its chip select inputs

Main Memory

CONNECTION OF MEMORY TO CPU

