University Of Diyala College Of Engineering Computer Engineering Department



COMPUTER ARCHITECTURE I

PART 7: CENTRAL PROCESSING UNIT

Asst. Prof. Ahmed Salah Hameed Second stage 2022-2023

MAJOR COMPONENTS OF CPU

Storage Components:

Registers Flip-flops

Execution (Processing) Components:

Arithmetic Logic Unit (ALU): Arithmetic calculations, Logical computations, Shifts/Rotates

Transfer Components:

Bus

Control Components:

Control Unit



GENERAL REGISTER ORGANIZATION



OPERATION OF CONTROL UNIT

The control unit directs the information flow through ALU by:

- Selecting various Components in the system
- Selecting the *Function* of ALU

Example: R1 <- R2 + R3

[1] MUX A selector (SELA): BUS A \leftarrow R2 [2] MUX B selector (SELB): BUS B \leftarrow R3 [3] ALU operation selector (OPR): ALU to ADD [4] Decoder destination selector (SELD): R1 \leftarrow Out Bus

	3	3	3	5
Control Word	SELA	SELB	SELD	OPR

Encoding of register selection fields

Binary Code	SEL A	SEL B	SELD
000	Input	Input	None
001	Ř1	Ř1	R1
010	R2	R2	R2
011	R3	R3	R3
100	R4	R4	R4
101	R5	R5	R5
110	R6	R6	R6
111	R7	R7	R7

ALU CONTROL

Encoding of ALU operations		Control	
	Select	Operation	Symbol
	00000	Transfer A	TSFA
	00001	Increment A	INCA
	00010	ADD A + B	ADD
	00101	Subtract A - B	SUB
	00110	Decrement A	DECA
	01000	AND A and B	AND
	01010	OR A and B	OR
	01100	XOR A and B	XOR
	01110	Complement A	СОМА
	10000	Shift right A	SHRA
	11000	Shift left A	SHLA

Examples of ALU Microoperations

Symbolic Designation					
Microoperation	SELA	SELB	SELD	OPR	Control Word
R1 ← R2 - R3	R2	R3	R1	SUB	010 011 001 00101
R4 ← R4 ∨ R5	R4	R5	R4	OR	100 101 100 01010
R6 ← R6 + 1	R6	-	R6	INCA	110 000 110 00001
R7 ← R1	R1	-	R7	TSFA	001 000 111 00000
Output ← R2	R2	-	None	TSFA	010 000 000 00000
Output ← Input	Input	-	None	TSFA	000 000 000 00000
R4 ← shl R4	R4	-	R4	SHLA	100 000 100 11000
R5 ← 0	R5	R5	R5	XOR	101 101 101 01100

REGISTER STACK ORGANIZATION

Stack

- Very useful feature for nested subroutines, nested loops control
- Also efficient for arithmetic expression evaluation
- Storage which can be accessed in LIFO
- Pointer: SP
- Only PUSH and POP operations are applicable



/* Initially, SP = 0, EMPTY = 1, FULL = 0 */

 $\begin{array}{ll} \underline{PUSH} & \underline{POP} \\ SP \leftarrow SP + 1 & DR \leftarrow M[SP] \\ M[SP] \leftarrow DR & SP \leftarrow SP - 1 \\ If (SP = 0) then (FULL \leftarrow 1) & If (SP = 0) then (EMPTY \leftarrow 1) \\ EMPTY \leftarrow 0 & FULL \leftarrow 0 \end{array}$

MEMORY STACK ORGANIZATION

Memory with Program, Data, and Stack Segments



- A portion of memory is used as a stack with a processor register as a stack pointer
- PUSH: $SP \leftarrow SP 1$ $M[SP] \leftarrow DR$ - POP: $DR \leftarrow M[SP]$ $SP \leftarrow SP + 1$
- Most computers do not provide hardware to check stack overflow (full stack) or underflow(empty stack)

REVERSE POLISH NOTATION

Arithmetic Expressions: A + B

- A + B Infix notation
- + A B Prefix or Polish notation
- AB+ Postfix or reverse Polish notation
 - The reverse Polish notation is very suitable for stack manipulation

Evaluation of Arithmetic Expressions

Any arithmetic expression can be expressed in parenthesis-free Polish notation, including reverse Polish notation

$$(3 * 4) + (5 * 6) \implies 3 4 * 5 6 * +$$



INSTRUCTION FORMAT

Instruction Fields

OP-code field - specifies the operation to be performed
Address field - designates memory address(s) or a processor register(s)
Mode field - specifies the way the operand or the effective address is determined

The number of address fields in the instruction format depends on the internal organization of CPU

- The three most common CPU organizations:

Single accumulator organization:

ADD X /* $AC \leftarrow AC + M[X] */$ General register organization:

R1, R2, R3	/* R1 ← R2 + R3 */
R1, R2	/* R1 ← R1 + R2 */
R1, R2	/* R1 ← R2 */
R1, X	/* R1 ← R1 + M[X] */
	R1, R2, R3 R1, R2 R1, R2 R1, X

Stack organization:

PUSH X /* TOS \leftarrow M[X] */ ADD

THREE, AND TWO-ADDRESS INSTRUCTIONS

Three-Address Instructions:

- Results in short programs
- Instruction becomes long (many bits)

Two-Address Instructions:

Program to evaluate X = (A + B) * (C + D):

MOV	R1, A	/* R1 ← M[A]	*/
ADD	R1, B	/* R1 \leftarrow R1 + M[B]	*/
MOV	R2, C	/* R2 ← M[C]	*/
ADD	R2, D	/* R2 \leftarrow R2 + M[D]	*/
MUL	R1, R2	/* R1 ← R1 * R2	*/
MOV	X, R1	/* M[X] ← R1	*/

ONE, AND ZERO-ADDRESS INSTRUCTIONS

One-Address Instructions:

- Use an implied AC register for all data manipulation
- Program to evaluate X = (A + B) * (C + D):

LOAD	А	/* AC ← M[A]	*/
ADD	В	/* AC \leftarrow AC + M[B]	*/
STORE	Т	/* M[T] \leftarrow AC	*/
LOAD	С	/* $AC \leftarrow M[C]$	*/
ADD	D	/* AC \leftarrow AC + M[D]	*/
MUL	Т	/* AC \leftarrow AC * M[T]	*/
STORE	Х	/* $M[X] \leftarrow AC$	*/

Zero-Address Instructions:

- Can be found in a stack-organized computer
- Program to evaluate X = (A + B) * (C + D):

PUSH	А	/* TOS ← A */
PUSH	В	/* TOS \leftarrow B */
ADD		/* TOS ← (A + B) */
PUSH	С	/* TOS \leftarrow C $^{\prime}$ */
PUSH	D	/* TOS \leftarrow D */
ADD		/* TOS \leftarrow (C + D) */
MUL		/* TOS \leftarrow (C + D) * (A + B) */
POP	Х	/* M[X] ← TOS */

ADDRESSING MODES

Addressing Modes:

- * Specifies a rule for interpreting or modifying the address field of the instruction (before the operand is actually referenced)
- * Variety of addressing modes
 - to give programming flexibility to the user
 - to use the bits in the address field of the instruction efficiently

Implied Mode

Address of the operands are specified implicitly in the definition of the instruction

- No need to specify address in the instruction
- EA = AC, or EA = Stack[SP], EA: Effective Address.

Immediate Mode

Instead of specifying the address of the operand, operand itself is specified

- No need to specify address in the instruction

- However, operand itself needs to be specified
- Sometimes, require more bits than the address
- Fast to acquire an operand

Register Mode

Address specified in the instruction is the register address

- Designated operand need to be in a register
- Shorter address than the memory address
- Saving address field in the instruction
- Faster to acquire an operand than the memory addressing
- EA = IR(R) (IR(R): Register field of IR)

Register Indirect Mode

Instruction specifies a register which contains the memory address of the operand

- Saving instruction bits since register address is shorter than the memory address
- Slower to acquire an operand than both the register addressing or memory addressing
- EA = [IR(R)] ([x]: Content of x)

Auto-increment or Auto-decrement features:

Same as the Register Indirect, but:

- When the address in the register is used to access memory, the value in the register is incremented or decremented by 1 (after or before the execution of the instruction)

Direct Address Mode

Instruction specifies the memory address which can be used directly to the physical memory

- Faster than the other memory addressing modes
- Too many bits are needed to specify the address for a large physical memory space
- EA = IR(address), (IR(address): address field of IR)

Indirect Addressing Mode

The address field of an instruction specifies the address of a memory location that contains the address of the operand

- When the abbreviated address is used, large physical memory can be addressed with a relatively small number of bits
- Slow to acquire an operand because of an additional memory access
- EA = M[IR(address)]

Relative Addressing Modes

The Address fields of an instruction specifies the part of the address (abbreviated address) which can be used along with a designated register to calculate the address of the operand

PC Relative Addressing Mode(R = PC)

- EA = PC + IR(address)

- Address field of the instruction is short
- Large physical memory can be accessed with a small number of address bits

Indexed Addressing Mode

XR: Index Register: - EA = XR + IR(address) **Base Register Addressing Mode** BAR: Base Address Register:

- EA = BAR + IR(address)

ADDRESSING MODES - EXAMPLES



Addres	ss Memory
200	Load to AC Mode
201	Address = 500
202	Next instruction
399	450
400	700
500	800
600	900
702	325
800	300

Addressing Mode	Effective Address			Content of AC
Direct address Immediate operand Indirect address Relative address Indexed address Register Register	500 d - 800 702 600 - 400	/* AC ← (500) /* AC ← 500 /* AC ← ((500)) /* AC ← (PC+500) /* AC ← (XR+500) /* AC ← R1 /* AC ← (B1)	*/ */ */ */ */	800 500 300 325 900 400 700
Autoincrement Autodecrement	400 399	/* AC ← (R1)+ /* AC ← -(R)	, */ */	700 450

SUBROUTINE CALL AND RETURN

SUBROUTINE CALL Call subroutine

Call subroutine Jump to subroutine Branch to subroutine Branch and save return address

Two Most Important Operations are Implied;

- * Branch to the beginning of the Subroutine
 - Same as the Branch or Conditional Branch
- * Save the Return Address to get the address of the location in the Calling Program upon exit from the Subroutine
 - Locations for storing Return Address:
 - Fixed Location in the subroutine(Memory)
 - Fixed Location in memory
 - In a processor Register
 - In a memory stack
 - most efficient way

CALL SP \leftarrow SP - 1 M[SP] \leftarrow PC PC \leftarrow EA RTN PC \leftarrow M[SP] SP \leftarrow SP + 1

PROGRAM INTERRUPT Types of Interrupts:

External interrupts

External Interrupts initiated from the outside of CPU and Memory

- I/O Device -> Data transfer request or Data transfer complete
- Timing Device -> Timeout
- Power Failure

Internal interrupts (traps)

Internal Interrupts are caused by the currently running program

- Register, Stack Overflow
- Divide by zero
- OP-code Violation
- Protection Violation

Software Interrupts

Both External and Internal Interrupts are initiated by the computer Hardware. Software Interrupts are initiated by texecuting an instruction.

- Supervisor Call -> Switching from a user mode to the supervisor mode
 - -> Allows to execute a certain class of operations which are not allowed in the user mode

INTERRUPT PROCEDURE

Interrupt Procedure and Subroutine Call

- The interrupt is usually initiated by an internal or an external signal rather than from the execution of an instruction (except for the software interrupt)
- The address of the interrupt service program is determined by the hardware rather than from the address field of an instruction
- An interrupt procedure usually stores all the information necessary to define the state of CPU rather than storing only the PC.

The state of the CPU is determined from; Content of the PC Content of all processor registers Content of status bits Many ways of saving the CPU state depending on the CPU architectures