University Of Diyala College Of Engineering Computer Engineering Department



### COMPUTER ARCHITECTURE II PART 7: SIMD PROCESSORS AND GPUS

Asst. Prof. Ahmed Salah Hameed Second stage 2022-2023

### In This Lecture

- SIMD Processing
  - Vector and Array Processors
- Graphics Processing Units (GPUs)

### Flynn's Taxonomy of Computers

- Mike Flynn, "Very High-Speed Computing Systems," Proc. of IEEE, 1966
- SISD: Single instruction operates on single data element
- SIMD: Single instruction operates on multiple data elements
   Array processor
  - Vector processor
- MISD: Multiple instructions operate on single data element
  - Closest form: systolic array processor, streaming processor
- MIMD: Multiple instructions operate on multiple data elements (multiple instruction streams)
  - Multiprocessor
  - Multithreaded processor

### Data Parallelism

- Concurrency arises from performing the same operation on different pieces of data
  - Single instruction multiple data (SIMD)
  - E.g., dot product of two vectors
- Contrast with data flow
  - Concurrency arises from executing different operations in parallel (in a data driven manner)
- Contrast with thread ("control") parallelism
  - Concurrency arises from executing different threads of control in parallel
- SIMD exploits operation-level parallelism on different data
  - Same operation concurrently applied to different pieces of data
  - A form of ILP where instruction happens to be the same across data

## SIMD Processing

- Single instruction operates on multiple data elements
  - In time or in space
- Multiple processing elements
- Time-space duality
  - Array processor: Instruction operates on multiple data elements at the same time using different spaces
  - Vector processor: Instruction operates on multiple data elements in consecutive time steps using the same space

### Array vs. Vector Processors



## SIMD Array Processing vs. VLIW

 VLIW (Very Long Instruction Word): Multiple independent operations packed together by the compiler



### SIMD Array Processing vs. VLIW

Array processor: Single operation on multiple (different) data elements



### Vector Processors (I)

- A vector is a one-dimensional array of numbers
- Many scientific/commercial programs use vectors for (i = 0; i<=49; i++) C[i] = (A[i] + B[i]) / 2
- A vector processor is one whose instructions operate on vectors rather than scalar (single data) values
- Basic requirements
  - □ Need to load/store vectors  $\rightarrow$  vector registers (contain vectors)
  - □ Need to operate on vectors of different lengths → vector length register (VLEN)
  - □ Elements of a vector might be stored apart from each other in memory → vector stride register (VSTR)
    - Stride: distance in memory between two elements of a vector

### Vector Processors (II)

- A vector instruction performs an operation on each element in consecutive cycles
  - Vector functional units are pipelined
  - Each pipeline stage operates on a different data element
- Vector instructions allow deeper pipelines
  - No intra-vector dependencies → no hardware interlocking needed within a vector
  - No control flow within a vector
  - Known stride allows easy address calculation for all vector elements
    - Enables prefetching of vectors into registers/cache/memory

### Vector Processor Advantages

### + No dependencies within a vector

- Pipelining & parallelization work really well
- Can have very deep pipelines, no dependencies!
- + Each instruction generates a lot of work
  - Reduces instruction fetch bandwidth requirements
- + Highly regular memory access pattern
- + No need to explicitly code loops
  - Fewer branches in the instruction sequence

### Vector Processor Disadvantages

- -- Works (only) if parallelism is regular (data/SIMD parallelism)
  - ++ Vector operations
  - -- Very inefficient if parallelism is irregular
    - -- How about searching for a key in a linked list?

### Vector Processor Limitations

- -- Memory (bandwidth) can easily become a bottleneck, especially if
  - 1. compute/memory operation balance is not maintained
  - 2. data is not mapped appropriately to memory banks

# Vector Processing in More Depth

### Vector Registers

- Each vector data register holds N M-bit values
- Vector control registers: VLEN, VSTR, VMASK
- Maximum VLEN can be N
  - Maximum number of elements stored in a vector register
- Vector Mask Register (VMASK)
  - Indicates which elements of vector to operate on
  - Set by vector test instructions

• e.g., VMASK[i] = 
$$(V_k[i] == 0)$$



### Vector Functional Units

- Use a deep pipeline to execute element operations
   → fast clock cycle
- Control of deep pipeline is simple because elements in vector are independent

Six stage multiply pipeline



 $V1 * V2 \rightarrow V3$ 

### Vector Machine Organization (CRAY-1)



### CRAY-1

- Russell, "The CRAY-1 computer system," CACM 1978.
- Scalar and vector modes
- 8 64-element vector registers
- 64 bits per element
  - 16 memory banks
- 8 64-bit scalar registers
- 8 24-bit address registers

INSTRUCTION BUFFERS

### CRAY X-MP-28 @ ETH (CAB, E Floor)



### Cray X-MP-28

Der von Seymour Cray entworfene Supercomputer Cray X-MP besticht durch seinen leicht theatralischen Auftritt. Von 1983 bis 1988 galt der 5.5 Tonnen schwere und bis zu 15 Millionen Dottar teure Vektor-Koloss als schnellster Computer der Weit.

Die Anschaftung des Cray X-MP/28 im Jahr 1988 markiert den Ausgangspunkt für das Engagement der ETH, auch im Bereich des Hochleistungsrechnens vorne mit dabei zu sein.

Beim ausgestellten System handelt es sich lediglich um die Prozessoreinheit. Zusätzlich war noch ein I/O System zum Anschluss von Bandlaufwerken und Festplatten Bestandteit des Rechners.

Für den Betrieb waren an der ETH stets vier Angestellte von Cray Research vor Ort: Zwei für die Wartung der Hardware, zwei für die Programmierung und Administration.

Seit 1991 sind die Supercomputer der ETH Zürich im Swiss National Supercomputing Centre (CSCS) im Tesin zuhause. Aktuelt ist es wieder ein Cray, der dort für Spitenelistungen sorgt. «Piz Daint» genannt, gilt der ETH-Supercomputer seit Ende 2013 als schneltster und energieeflizientester Rechner Europas.

### Miniaturisierung und explodierende Leistung

Wie rasend schnell sich die Leistungsfähigkeit der Hardware entwickelt hat, zeigt der Vergleich des gelben Riesen mit einem Minicomputer von heute.

### Crav X-MP/28

Zwei parallele Vektorprozessoren mit 118 MHz Systemtakt bringen eine maximale Rechenleistung von 400 Megaflops. Anschaffungspreis 1988: rund 5 Millionen Franken.

### Rhasberry Pi 1 model B+

Die gleichen 400 Megallops werden heute zum Beispiel von der untenstehenden Einplatinencomputer, ausgestattet mit einem ARM11 Einkernprozessor mit 1000 MHz Systemtakt, erreicht. Anschaftungspreis 2015; 32 Franken.



### CRAY X-MP System Organization

### **CRAY X-MP** system organization



Cray Research Inc., "The CRAY X-MP Series of Computer Systems," 1985

### SIMD ISA Extensions

- Single Instruction Multiple Data (SIMD) extension instructions
  - Single instruction acts on multiple pieces of data at once
  - Common application: graphics
  - Perform short arithmetic operations (also called *packed arithmetic*)
- For example: add four 8-bit numbers
- Must modify ALU to eliminate carries between 8-bit values



### Intel Pentium MMX Operations

- Idea: One instruction operates on multiple data elements simultaneously
  - □ *À la* array processing (yet much more limited)
  - Designed with multimedia (graphics) operations in mind



Figure 1. MMX technology data types: packed byte (a), packed word (b), packed doubleword (c), and quadword (d).

No VLEN register Opcode determines data type: 8 8-bit bytes 4 16-bit words 2 32-bit doublewords 1 64-bit quadword

Stride is always equal to 1.

Peleg and Weiser, "MMX Technology Extension to the Intel Architecture," IEEE Micro, 1996.

### MMX Example: Image Overlaying (I)

Goal: Overlay the human in image 1 on top of the background in image 2

<ul> <li>A statistic descent of the statis</li></ul>													
Figure	Figure 8. Chroma keying: image overlay using a background color.       for (i=0; i <image_size; i++)="" td="" {<="">         if (x[i] == Blue) new_image[i] =y[i];         olse new_image[i] = y[i];</image_size;>												
PCMPEQB MM1, MM3													
MM1	Blue	Blue	Blue	Blue	Blue	Blue	Blue	Blu	le .				
ММЗ	X7!=blue	X6!=blue	X5=blue	X4=blue	X3!=blue	X2!=blue	X1=blue	X0=b					
MM1	0x0000	0x0000	0xFFFF	0xFFFF	0x0000	0x0000	0xFFFF	0xFF	FF				
									Bitmask				

Figure 9. Generating the selection bit mask.

### MMX Example: Image Overlaying (II)



Figure 10. Using the mask with logical MMX instructions to perform a conditional select.

Movqmm3, mem1/\* Load eight pixels from<br/>woman's imageMovqmm4, mem2/\* Load eight pixels from the<br/>blossom imagePcmpeqbmm1, mm3Pandmm4, mm1Pandnmm1, mm3Pormm4, mm1

Figure 11. MMX code sequence for performing a conditional select.

Peleg and Weiser, "MMX Technology Extension to the Intel Architecture," IEEE Micro, 1996. 23

### NVIDIA GeForce GTX 285

- NVIDIA-speak:
  - 240 stream processors
  - "SIMT execution"

- Generic speak:
  - 30 cores
  - a 8 SIMD functional units per core



### NVIDIA GeForce GTX 285 "core"





### NVIDIA GeForce GTX 285 "core"



- Groups of 32 threads share instruction stream (each group is a Warp)
- Up to 32 warps are simultaneously interleaved
- Up to 1024 thread contexts can be stored

### NVIDIA GeForce GTX 285



30 cores on the GTX 285: 30,720 threads

### Evolution of NVIDIA GPUs



## NVIDIA V100

- NVIDIA-speak:
  - 5120 stream processors
  - "SIMT execution"



- Generic speak:
  - 80 cores
  - G4 SIMD functional units per core
  - Tensor cores for Machine Learning
- NVIDIA, "NVIDIA Tesla V100 GPU Architecture. White Paper," 2017.

### NVIDIA V100 Block Diagram



### 80 cores on the V100

https://devblogs.nvidia.com/inside-volta/

### NVIDIA V100 Core



# 15.7 TFLOPS Single Precision7.8 TFLOPS Double Precision125 TFLOPS for Deep Learning (Tensor cores)



https://devblogs.nvidia.com/inside-volta/

## Food for Thought

- What is the main bottleneck in GPU programs?
- "Tensor cores":
  - Can you think about other operations than matrix multiplication?
  - What other applications could benefit from specialized cores?
- Compare and contrast GPUs vs other accelerators (e.g., systolic arrays)
  - Which one is better for machine learning?
  - Which one is better for image/vision processing?
  - What types of parallelism each one exploits?
  - What are the tradeoffs?

### Clarification of some GPU Terms

Generic Term	NVIDIA Term	AMD Term	Comments
Vector length	Warp size	Wavefront size	Number of threads that run in parallel (lock-step) on a SIMD functional unit
Pipelined functional unit / Scalar pipeline	Streaming processor / CUDA core	-	Functional unit that executes instructions for one GPU thread
SIMD functional unit / SIMD pipeline	Group of N streaming processors (e.g., N=8 in GTX 285, N=16 in Fermi)	Vector ALU	SIMD functional unit that executes instructions for an entire warp
GPU core	Streaming multiprocessor	Compute unit	It contains one or more warp schedulers and one or several SIMD pipelines