Diyala University
Computer \& Software Engineering
Department

## Chapter 4

## Sequential Logic Circuits

## Types of Logic Circuits

- Combinational logic circuits:
- Outputs depend only on its current inputs.
- A combinational circuit may contain an arbitrary number of logic gates and inverters but no feedback loops.
- A feedback loop is a connection from the output of one gate to propagate back into the input of that same gate
- The function of a combinational circuit represented by a logic diagram is formally described using logic expressions and truth tables.
- Sequential logic circuits:
- Outputs depend not only on the current inputs but also on the past sequences of inputs.
- Sequential logic circuits contain combinational logic in addition to memory elements formed with feedback loops.
- The behavior of sequential circuits is formally described with state transition tables and diagrams.



## Combinational circuits example:

$9+5=14$

1001+
$\frac{0101}{1110}$


## Sequential circuits example:



## The Circuit Model



## Truth table for edge triggered flip flop

| Inputs |  | Outputs |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: |
| J | K |  | c | Q | $\mathrm{Q}^{\prime}$ |$]$


| Inputs |  | Outputs |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S | R | C | Q |  | $\mathrm{Q}^{\prime}$ |$]$

Truth table for edge triggered flip flop

| Inputs |  | Outputs |  | Comment |
| :---: | :---: | :---: | :---: | :---: |
| D | c | Q | Q | $\mathrm{Q}^{\prime}$ |
| 1 | + | 1 | 0 | Set (store 1) |
| 0 | + | 0 | 1 | Reset ( store 0) |
| Inputs | Outputs |  |  | Comment |
| T | C | Q | $\mathrm{Q}^{\prime}$ |  |
| 1 | + | $\mathrm{Q}^{\prime}$ | Q | Reset(store 0) |
| 0 | + | Q | Q | set (store 1) |

## Excitation table

| State transition |  |  | Excitation inputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PS (q) | NS (Q) |  | D | T | J K |  | S R |  | J K' |  |
| 0 |  |  | 0 | 0 | 0 | X | 0 | X | 0 | X |
| 0 |  |  | 1 |  | 1 | X | 1 | 0 | 1 | X |
| 1 |  |  | 0 |  | X | 1 | 0 | 1 | $x$ | 0 |
| 1 |  |  | 1 |  | X | 0 | X | 0 | X | 1 |
| present state (PS) output Signal q | $\begin{array}{r} \text { Ex } \\ \text { inpu } \end{array}$ | $\begin{aligned} & \text { ral } \\ & \text { nals } \end{aligned}$ R | next sta output |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |
| 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 0 |  |  |  |  |  |  |  |
| 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |
| 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |
| 1 | 1 | 0 | 1 |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 0 |  |  |  |  |  |  |  |

## Synchronous sequential logic circuits Clocked Synchronous State-Machines

- Such machines have the characteristics:
- Sequential circuits designed using flip-flops.
- All flip-flops use a common clock (clocked synchronous).
- A machine using $\mathbf{n}$ flip-flops (state memory) has $\mathbf{n}$ state variables (the outputs of the flip-flops) and $2^{2}$ states.
- In general, the next state and output of the machine both depend on the current state of the machine and on the current input:

$$
\begin{gathered}
\text { Next state }=\text { F(current state, input) } \\
\text { output }=\text { G(current state, input) }
\end{gathered}
$$

This type of state machine is called Mealy Machine

- In some cases the next output depends only on the current state and not directly on the current input

```
Next state = F(current state, input)
    output = G(current state)
    Such machines are called Moore machines.
```


## Clocked Synchronous State-Machine Model



Moore Machine

## Clocked Synchronous State-Machine

 Modelcurrent state


Present state (Q)


Mealy machine

## Moore vs. Mealy

| Moore | Mealy |
| :---: | :---: |
| Next state $=$ F(current state, input) Output = G(current state) <br> Such machines are called Moore machines. | Next state $=\mathrm{F}$ (current state, input) Output = G(current state, input) <br> This type of state machine is called Mealy Machine |
| -All state and output transitions occur after falling/rising clock edge (Moore don't have glitch) | - State transitions occur after falling/rising clock edge (as with Moore machine) <br> - Output transitions occur in response to both input and state transition. <br> (Mealy may be have glitch) |

## )Moore vs. Mealy (State Diagram




Mealy waveform


## Design procedure

## Design

C specification


## state Machine Desion procedrae

Step1: Organize design specifications into a PS/NS table, state diagram, ASM chart, flow map or timing diagram from word description.

Step2: Minimize number of states (optional, can result fewer flip-flops).
Step3: State Assignment: Choose state variables (one variable for each flip-flop) and assign a unique code to each state.

Step 4: Choose flip-flop type (D, J-K, etc.)

- Build excitation table for flip-flop inputs from transition table.
- Derive excitation equations from excitation table.
- Derive output equations from $\mathrm{PS} / \mathrm{NS}$ table.

Step 5: Draw logic diagram with excitation logic, output logic, and state memory elements.

## Simple example 1

## The specification :

An idle system is activated when an input, $A$ is given. Then, an output, $B$ is produced after two interval time or cycles later Next the system will be back to produced after two interval time or cycles later. Next, the system will be back to the idle state, waiting for the next triggering input $A$.

Step 1: Understand the specs

- Get a sample input/ output relationship

E:001001110
Z:000010010

- Draw a simple block diagram


Step 2: Draw state diagram
State table or state assignment


Next state \&output equation


Another method and continue step:
Step 3: get symbolic state table

| Present <br> state | Input | Next <br> state | Output |
| :---: | :---: | :---: | :---: |
|  | E |  | Z |
| S0 | 0 | S 0 | 0 |
|  | 1 | S 1 |  |
| S1 | 0 | S 2 | 0 |
|  | 1 | S 2 |  |
| S 2 | 0 | S 0 | 1 |
|  | 1 | S 0 |  |

Step 4 : state assignment

| Present <br> state | Input | Next <br> state | Output |
| :---: | :---: | :---: | :---: |
|  | E |  | Z |
| $\mathrm{S} 0=00$ | 0 | 00 | 0 |
|  | 1 | 01 |  |
| $\mathrm{~S} 1=01$ | 0 | 10 | 0 |
|  | 1 | 10 |  |
| $\mathrm{~S} 2=10$ | 0 | 00 | 1 |
|  | 1 | 00 |  |
| $\mathrm{~S} 3=11$ | 0 | 11 | x |
|  | 1 | 11 |  |

Next state \&output equation

| Present <br> state |  | Input | Next state |  | Outpu <br> t |
| :---: | :---: | :---: | :---: | :---: | :---: |
| y 2 | y 1 | E | y 2 | y 1 | Z |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |  |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |  |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |  |
| 1 | 1 | 0 | X | X | x |
| 1 | 1 | 1 | X | X |  |




## Circuit diagram



Timing diagram : in class

## Example 2 State Machine Design :110 Detector MOORE"

- Word description (110 input sequence detector):
- Design a state machine with input" E" and output " $Z$ ".
- Z should be 1 whenever the sequence 110 has been detected on " E " on the last 3 consecutive rising clock edges (or ticks).
- Otherwise, Z = 0
- Note: this is a Moore machine, that is the output, Z, depends only on inputs at previous clocks rising edges, not on the current input.
- Timing diagram interpretation of word description (only rising clock edges are shown):



## State Machine Design Example 2: 110 Detector Step1: Choosing States

- Possible states (What does the state machine need to remember?):
- Initial : power up, no clocks yet $\quad Z=0$
- A : first 1 not found $\quad Z=0$
- : first 1 found $\quad Z=0$
- C at least 2 consecutive 1 s found $\quad Z=0$
- : found $110 \quad Z=1$
- Are all the states needed?
- Notice: Initial is equivalent to A
- We can drop the state Initial and replace it with state A


# State Machine Design Example 2: 110 Detector Step 1: State/Output Table and Diagram 



## State Machine Design Example 2: 110 Detector Step 3: State Assignment

- Choose state variable assignments:
- Initial state all 0s
- Q 2 = last E , so $\mathrm{Q} 2^{*}=\mathrm{E}$
- minimize number of transitions



## State Machine Design Example 2: 110 Detector Step 4: Transition/Output Table

- Step 4: Build transition/output table from state/output table by substituting state variable combinations instead of state names. E

| Q1 | Q2 | 0 | 1 | Z |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 00 | 01 | 0 |
| 0 | 1 | 00 | 11 | 0 |
| 1 | 1 | 10 | 11 | 0 |
| 1 | 0 | 00 | 01 | 1 |
| Q1* Q2* |  |  |  |  |



- Step 4: Choose D Flip-Flops, so $\mathrm{Q}^{*}=\mathrm{D}$
- Step 4: Excitation table:
- Same as Transition/output table with Q1*=D1, Q2*=D2

Symbolic state table

| Present state | Input | Next <br> States | Output |
| :---: | :---: | :---: | :---: |
|  | E |  | Z |
| SO | 0 | SO | 0 |
|  | 1 | S1 |  |
| S1 | 0 | SO | 0 |
|  | 1 | S3 |  |
| S2 | 0 | S0 | 0 |
|  | 1 | S1 |  |
| S3 | 0 | S2 | 1 |
|  | 1 | S3 |  |

Encoded State table

| Present state |  | Input |  | Next States |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |
|  | y 1 | E | Y 2 | Y 1 | Z |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |  |
| 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |  |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 |  |
| 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |  |

# State Machine Design Example 2: 110 Detector Steps 4: Excitation/Output Equations 

$E \underbrace{y 2 y 1}$


$$
Y 2=y 2 y 1^{\prime}+y 1 y 2^{\prime} E
$$



$$
Y 1=y 2^{\prime} y 1^{\prime} E+y 2 y 1^{\prime} E^{\prime}+y 2 y 1 E
$$



## Step 5: Logic Diagram 'MOORE'



$$
\begin{aligned}
& \text { P }=\text { Preset } \\
& C=\text { Clear }
\end{aligned}
$$

Both active low

## Example 2 State Machine Design :110 Detector MEALY "

From specification example 2: understand the problem, S0 means 0 bit found, $\mathrm{S} 1=1$ bit found, $\mathrm{S} 2=$ bits found .
If all the third bit is detected (110) completed while S2 reset go to S0 while at the same time outputting a 1


| Present <br> state | Input | Next <br> States | Output |
| :---: | :---: | :---: | :---: |
|  | E |  | Z |
| S 0 | 0 | S 0 | 0 |
|  | 1 | S 1 | 0 |
| S S1 | 0 | S 0 | 0 |
|  | 1 | S 2 | 0 |
| S 2 | 0 | S 0 | 1 |
|  | 1 | S 2 | 0 |

State assignment table

| Present state |  | Input | Next States |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| y2 | y1 | E | Y2 | Y1 | Z |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | X | X | X |
| 1 | 1 | 1 | X | X | X |

HOME WORK : circuit diagram

$$
\begin{aligned}
& Y 1=y \overline{2} y \overline{1} E
\end{aligned}
$$

## Z=y2 E

Example: "Moore"
Design sequence logic circuit has one input, $E$, and one output, $Z$. All changes in the circuit occur on the positive edge of a clock signal. The output $Z$ is equal to 1 if during two immediately preceding clock cycles the input $E$ was equal to 1 . Otherwise, the value of $Z$ is equal to 0 .
Step 1: understand the question
Thus, the circuit detects if two or more consecutive 1s occur on its input E. Circuits that detect the occurrence of a particular pattern on its inputs are referred to as sequence detectors.
Step 2: State Diagram
Clock cycle: 1234567891011

| E | $:$ | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Z | $:$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |


|  | E |  |  |
| :---: | :---: | :---: | :---: |
| S | 0 | 1 | Z |
| A | A | B | 0 |
| B | A | C | 0 |
| C | A | C | 1 |



State assignment table

| Present <br> state | Input | Next <br> States | Output |
| :---: | :---: | :---: | :---: |
|  | E |  |  |
|  | Z |  |  |
| S0 | 0 | S 0 | 0 |
|  | 1 | S 1 |  |
| S1 | 0 | S 0 | 0 |
|  | 1 | S 2 |  |
| S2 | 0 | S 0 | 1 |
|  | 1 | S 2 |  |
| S3 | 0 | S 3 | X |
|  | 1 | S 3 |  |


| Present state |  | Input |  | Next States |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |
|  | y 1 | E | Y 2 | Y 1 | Z |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |  |
| 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |  |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |  |
| 1 | 1 | 0 | X | X | X |
| 1 | 1 | 1 | X | X |  |

## Output equation


$Y 1=y 2^{\prime} y 1^{\prime} E$

| y2y1 |  |  |  |
| :---: | :---: | :---: | :---: |
| ${ }^{\mathrm{E}} 0$ | 0 | X | 0 |
| 0 | 1 | X | 1 |

$Y 2=E(y 1+y 2)$


$$
Z=y 2
$$




Same example : Mealy
Clock cycle: 1234567891011
$\mathrm{E} \quad: 01101110111101$

Z : 0 0 0 0 1 0 0 1 1 0 0

Moore
Clock cycle: 1234567891011
E : 0 1 0 1110111101
Z : 0 0 0 0 0 1 0 0 1 1 0


| $S(y)$ | 0 | 1 | $Z$ |
| :---: | :---: | :---: | :---: |
| $A$ | $A$ | $B$ | 00 |
| $B$ | $A$ | $B$ | 01 |

$$
\begin{aligned}
& \mathrm{Y}=\mathrm{E} \\
& \mathrm{Z}=\mathrm{E} y
\end{aligned}
$$

Flow chart :


Function block diagram


Logic circuit diagram


Example: Robotic Smile
Designer owns a pet robotic snail with an FSM brain. The snail crawls from left to right along a paper tape containing a sequence of 1's and 0's. On each clock cycle, the snail crawls to the next bit. The snail smiles when the last four bits that it has crawled over are, from left to right, 1011. Design the FSM to computer when the snail should smile.
The input $A$ is the bit underneath the snail's antennae. The output $Y$ is true when the snail smiles. Compare Moore and Mealy state machine designs. Sketch a timing diagram for each machine showing the input, states and output as your snail crawls along the sequence 111011010.

R1011L
M----L


Moore machine

| Preset y | Input (E) | $\begin{gathered} \text { NEXT } \\ \text { STATE (Y) } \end{gathered}$ | OUTPUT <br> (Z) |
| :---: | :---: | :---: | :---: |
| so | 0 | so | 0 |
| so | 1 | S1 |  |
| S1 | 0 | so | 0 |
| S1 | 1 | S2 |  |
| S2 | 0 | S3 | 0 |
| S2 | 1 | S2 |  |
| S3 | 0 | so | 0 |
| S3 | 1 | S4 |  |
| S4 | 0 | So | 1 |
| S4 | 1 | S2 |  |

Homework : output equations and logic circuit and timing

| Preset |  |  | Input | NEXT STATE |  |  | output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| y2 | y1 | yo | E | Y2 | Y1 | yo | Z |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 |  |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 |  |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 |  |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 |  | waveform


| Present <br> state |  | Input | Next state |  | Outpu <br> t |
| :---: | :---: | :---: | :---: | :---: | :---: |
| y 2 | y 1 | A | Y 2 | Y 1 | Z |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 |

Example 3: odd parity checker Introduction:
UART (universal asynchronous receiver transmitter) is an example. Recovery from the error is usually done by retransmitting the data that use in telecommunication. Consider an even parity scheme using nine bit codewords. The code comprises 8 data bits followed by a parity bit. The following examples would make the parity scheme clear:

1. The parity of the data 11111110 is odd since there are 7 numbers of ' 1 ' bits in the data. The parity bit will be 1 , giving the code word 111111101.
2. The parity of the data 11111111 is even as there are 8 numbers of ' 1 ' bits . The parity bit is 0 , giving the code word 111111110.
3. The parity of the data 00000000 is even (zero being an even number). The parity bit is 0 , giving the code word 000000000 .
4. A null or non-existent bit stream also has zero ' 1 ' bits and, therefore, it would get the parity bit 0 in an even parity scheme.

The specification: Assert output whenever input bit stream has odd \# of 1's. Step 1: understand the specs.
Get sample input/output relationship. In class
Step 2 : draw state diagram, step 3: symbolic state table,


| Present <br> (y)state | Next state(Y) |  | Out (Z) |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{E}=0$ | $\mathrm{E}=1$ |  |
| Even | Even | odd | 0 |
| Odd | odd | Even | 1 |


| Present <br> state | Input | Next state | Output |
| :---: | :---: | :---: | :---: |
| Even | 0 | Even | 0 |
| Even | 1 | Odd | 0 |
| Odd | 0 | Odd | 1 |
| Odd | 1 | Even | 1 |

Step 4 :Encoded state transition table \&Step 5 : output equations

| Present <br> state | Input | Next <br> state | Output |
| :---: | :---: | :---: | :---: |
| y | E | Y | Z |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 |  |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 |  |


| Present <br> (y)state | Next state(Y) |  | Out (Z) |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{E}=0$ | $\mathrm{E}=1$ |  |
| 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

$Y=y \wedge E$


Timing in class

## Latch/Flip-Flop Characteristic Equations

## Device

S-R latch<br>D latch

Edge-triggered D flip-flop
Master/Slave S-R flip-flop
Master/Slave J-K flip flop
Edge Triggered J-K flip-flop
T flip-flop
T flip-flop with enable

## Characteristic Equations

$$
\begin{aligned}
& \mathrm{Q}+=\mathrm{S}+\mathrm{R}^{\prime} \cdot \mathrm{Q} \\
& \mathrm{Q}+=\mathrm{D} \\
& \mathrm{Q}+=\mathrm{D} \\
& \mathrm{Q}+=\mathrm{S}+\mathrm{R}^{\prime} \cdot \mathrm{Q} \\
& \mathrm{Q}+=\mathrm{J} \cdot \mathrm{Q}^{\prime}+\mathrm{K}^{\prime} \cdot \mathrm{Q} \\
& \mathrm{Q}+=\mathrm{J} \cdot \mathrm{Q}^{\prime}+\mathrm{K}^{\prime} \cdot \mathrm{Q} \\
& \mathrm{Q}+=\mathrm{Q}^{\prime}
\end{aligned}
$$

$$
\mathrm{Q}+=\mathrm{EN} \cdot \mathrm{Q}^{\prime}+\mathrm{EN} \cdot \mathrm{Q}
$$

## State Machine Analysis Procedure

Step1: Assign s state variable to each flip-flop in the synchronous sequential logic circuit.
Step2: Analyze the combinational logic to determine flip-flop input (excitation) equations: Di = Fi (Q, inputs)
Also write the Moore and/or Mealy output equations.
Step3: Substitute excitation equations into flip-flop characteristic equations, to obtain the next state output equations.
Step 4: Obtain a composite Karnaugh map using the next state output equations and Moore and/or Mealy output equations
Step 5: Use the composite Karnaugh map to obtain a PS/NS table, state diagram, ASM chart, flow map or timing diagram to show the behavior of the circuit.

## Example 9-2/p515

- Analyze the synchronous Mealy machine in Figure below to obtain its state diagram.

Solution:-

$Z=y 1 \cdot y 2 \cdot X$

| y1y2 0 |  |  |
| :---: | :---: | :---: |
| $\mathrm{Y} 1=00$ | 0 | 0 |
| 01 | 1 | 0 |
| 11 | 0 | 0 |
| 10 | 0 | 0 |



## $\mathrm{Q}=\mathrm{D} \rightarrow \mathrm{Y}=\mathrm{D}$

$$
\begin{aligned}
& Y 1=\overline{y 1} \cdot y 2 \cdot \bar{X} \\
& Y 2=Y+\overline{y 1} \cdot y 2
\end{aligned}
$$

## Example 9-3/p517

- Analyze the synchronous Moore machine in Figure below to obtain its state diagram.



## Solution:-

$$
Y=Q=q \cdot \bar{K}+\bar{q} \cdot J
$$

$J 1=y 2 \cdot X$
$K 1=\overline{y 2}$

$$
Y 1=y 1 \cdot \overline{K 1}+\overline{y 1} \cdot J 1=y 1 \cdot y 2+\overline{y 1} \cdot y 2 \cdot X
$$

$J 2=X$

$$
Y 2=y 2 \cdot \overline{K 2}+\overline{y 2} \cdot J 2=y 2 \cdot X+\overline{y 2} \cdot X=X
$$

$K 2=\bar{X}$
$Z=y 1 \cdot \overline{y 2}$

## Example 9-3



## Example 9-3



## State Machine Analysis Example

Analyze the state machine:


This is a Mealy Machine since output $=\mathrm{G}$ (current state, input)

## Timing diagram description

$$
\begin{aligned}
T_{Z} & =4 * T_{C K} \\
F & =\frac{1}{T} \\
F_{Z} & =\frac{1}{4} * F_{C K}
\end{aligned}
$$



Frequency Divider


## Example 9-4/P521

For both synchronous machines M 2 and M 3 we have one external input X . When the external input is 1 , each provides an output signal $Z$ is $1 / 4$ the frequency of the system clock signal, just like M1 in the timing diagram. When $x$ is 0 on the next clock timing event, both M 2 and M 3 go to state d (an idle or reset state). both M 2 and M 3 stay in the idle state until X is 1 on the next clock timing event, allowing both machines to move to state a.


## Example 9-4



## Example 9-4

(b-) Draw a timing diagram for both M2 and M3 machine for the input sequence 00111101100010110 where the MSB in the binary number represent the first value of X in the sequence. Show the change in the asynchronous input $X$ occurring approximately $1 / 4$ of a cycle prior to the next clock timing event. Assume that output Z is initially o and the machine is in the idle state .


## D Flip-Flop Design procedure

- 1-General Method (composite Karnaugh map.)
- 2- Set or Hold Method



## 1-General Method (composite Karnaugh map.)

$$
\begin{gathered}
\mathrm{Y} 1=y 2 \\
\mathrm{Y} 2=\overline{\mathrm{y}} 1 \\
\mathrm{Z}=\overline{\mathrm{y}} 1
\end{gathered}
$$



## 2-Set or Hold Method



M1(Moore machine)

## Example 9-7/P531

Obtain the synchronous circuit equation for M3. Use the following state assignments y1y2=00 for d, 01 for a, 11 for b 10 for c).
(a) Using a composite Karnaugh map.
(b) Using Set or Hold method.
(c) Use the reduced equation to obtain a circuit diagram using positive edgetriggered D flip-flops.


## Example 9-7 Solution (a)

| Y1Y2 $=\begin{gathered}\text { yly2 } \\ d 00\end{gathered}$ | 0 |  |
| :---: | :---: | :---: |
|  | d,0 | a,0 |
| a 01 | d,0 | b,1 |
| b 11 | d,0 | C,1 |
| c 10 | d, 0 | d,0 |



$$
\begin{aligned}
& \mathrm{Y} 1=y 2 \cdot X \\
& \mathrm{Y} 2=\overline{\mathrm{y} 1} \cdot X \\
& \mathrm{Z}=y 2 \cdot X
\end{aligned}
$$

## Example 9-7 Solution (b)



$$
\mathrm{Y} 1=\overline{\mathrm{y}} 1 . \mathrm{y} 2 \cdot \mathrm{X} \quad \underset{(\text { Set } \mathrm{a}}{\mathrm{a}} \mathrm{C}=1 \text { when } \mathrm{y} \overline{\mathrm{y} 2}=1 \text { AND } \mathrm{X}=1
$$

$+$

$$
\begin{array}{ll}
\mathrm{y} 1 . \mathrm{y} 2 . \mathrm{X} & \begin{array}{c}
\mathrm{Y} 1=1 \text { when } \mathrm{y} 1 \mathrm{y} 2=1 \text { AND } \mathrm{X}=1 \\
\text { (Hold } \mathrm{b} \rightarrow \mathrm{c})
\end{array} \\
\mathrm{Y} 2=\overline{\mathrm{y}} 1 . \overline{\mathrm{y}} 2 . \mathrm{X} \begin{array}{l}
\mathrm{Y} 2=1 \text { when } \mathrm{y} 1 \overline{\mathrm{y} 2}=1 \\
(\text { Set } \mathrm{d} \rightarrow \mathrm{a})
\end{array} \\
+ & \begin{array}{l}
\mathrm{Y} 2=1 \text { when } \overline{\mathrm{y} 1 \mathrm{y} 2=1} \mathrm{X}=1 \\
\text { (Hold } \mathrm{a} \rightarrow \mathrm{~b})
\end{array}
\end{array}
$$

$$
\begin{aligned}
& \mathrm{Z}=\mathrm{y} 1 . \mathrm{y} 2 \cdot \mathrm{X} \\
& +\overline{\mathrm{y} 1 \cdot y 2 \cdot X}
\end{aligned}
$$

## Example 9-7 Solution (c)



$$
\begin{aligned}
& \mathrm{D} 1=\mathrm{Y} 1=y 2 \cdot \mathrm{X} \\
& \mathrm{D} 2=\mathrm{Y} 2=\overline{\mathrm{y} 1} \cdot \mathrm{X} \\
& \mathrm{Z}=y 2 \cdot \mathrm{X}
\end{aligned}
$$



$$
\begin{aligned}
& \mathrm{T} 1=y 1 \oplus y 2 \\
& \mathrm{~T} 2=y 1 \otimes y 2=\overline{y 1} \oplus y 2 \\
& \mathrm{Z}=\overline{y 1}
\end{aligned}
$$



## Example 9-9/p539

- RA RB represent bus request $A$ and request $B$ (input signal).
- EA EB represent bus enable A and enable B (output signal).



## Example 9-9/p539 Cont.

- Design bus arbiter circuit so the it behaves as following manner:
- 1-For the inputs RA RB=00 the circuit either goes to 'idle' state (outputs EA EB=00 disabling both bus A and B buffers), or remains in the 'idle' state.
- 2- When inputs RA RB change to 10 or 11 the circuit goes to 'a' state (outputs EA EB=10 enabling bus A and disabling bus B buffers).
- 3- When inputs RA RB change to 01 in the idle state, the circuit goes to ' $b$ ' state (outputs $E A E B=01$ disabling bus A and enabling bus B buffers)
- 4-To go from state ' $a$ ' to state ' $b$ ' requires inputs RA RB=01
- 5- To go from state 'b' to state 'a' requires inputs RA $R B=10$




$\mathrm{K} 2=\overline{R A} \cdot \overrightarrow{R B}$
$\mathrm{J} 1=\overline{R A} \cdot R B$
$\mathrm{J} 2=R A+R B$
$\mathrm{K} 1=\overline{R B}$
$\mathrm{K} 2=\overline{R A} \cdot \overline{R B}$
$\mathrm{E} A=\overline{y 1} . y_{2}$
$\mathrm{E} B=y 1$


