University Of Diyala
College Of Engineering
Department of Computer Engineering



Digital System Design II Asynchronous Sequential Logic

Dr. Yasir Al-Zubaidi
Third stage
2021

Outline

- Asynchronous Sequential Circuits
- Analysis Procedure
- Circuits with Latches
- Design Procedure
- Reduction of State and Flow Tables
- Race-Free State Assignment
- Hazards
- Design Example

Sequential Circuits

- Consist of a combinational circuit to which storage elements are connected to form a feedback path
- Specified by a time sequence of inputs, outputs, and internal states
- Two types of sequential circuits:
 - Synchronous





Fig. 5-1 Block Diagram of Sequential Circuit



- Asynchronous sequential circuits
 - Internal states can change at any instant of time when there is a change in the input variables
 - No clock signal is required Why Asynchronous Circuits?
 - Have better performance but hard to design due to timing problems



Synchronous sequential circuits

n input

& secondary

variables

(present

- Synchronized by a periodic train of clock pulses
- Much easier to design (preferred design style)

9-4

variables

& excitation

variables

(next state)

Combinational

circut

Delay


Delay

Why Asynchronous Circuits?

- Used when speed of operation is important
 - Response quickly without waiting for a clock pulse
- Used in small independent systems
 - Only a few components are required
- Used when the input signals may change independently of internal clock
 - Asynchronous in nature
- Used in the communication between two units that have their own independent clocks
 - Must be done in an asynchronous fashion

Definitions of Asyn. Circuits

- Inputs / Outputs
- Delay elements:
 - Only a short term memory
 - May not really exist due to original gate delay
- Secondary variable:
 - Current state (small y)
- Excitation variable:
 - Next state (big Y)
 - Have some delay in response to input changes



Operational Mode


- Steady-state condition:
 - Current states and next states are the same
 - Difference between Y and y will cause a transition
- Fundamental mode:
 - No simultaneous changes of two or more variables
 - The time between two input changes must be longer than the time it takes the circuit to a stable state
 - The input signals change one at a time and only when the circuit is in a stable condition

Outline

- Asynchronous Sequential Circuits
- Analysis Procedure
- Circuits with Latches
- Design Procedure
- Reduction of State and Flow Tables
- Race-Free State Assignment
- Hazards
- Design Example

Transition Table

- Transition table is useful to analyze an asynchronous circuit from the circuit diagram
- Procedure to obtain transition table:
 - 1. Determine all feedback loops in the circuits
 - 2. Mark the input (y_i) and output (Y_i) of each feedback loop
 - 3. Derive the Boolean functions of all Y's
 - 4. Plot each Y function in a map and combine all maps into one table
 - 5. Circle those values of Y in each square that are equal to the value of y in the same row



State Table

- When input x changes from 0 to 1 while y=00:
 - Y changes to 01 → unstable
 - y becomes 01 after a short delay → stable at the second row
 - The next state is Y=01
- Each row must have at least one stable state
- Analyze each state in this way can obtain its state table

	0	1
91 9 2 00	000	01 /
01	11	01
11	(1)	10
10	00	10

(c) Transition table

Present			Next	State	
Sta	ate	X=0		X=1	
0	0	0	0	0	1
0	1	1	1	0	1
1	0	0	0	1	0
1	1	1	1	1	0

9-11

y₁y₂x : total state

4 stable


000,011, 110,101

total states:


Flow Table

- Similar to a transition table except the states are represented by *letter symbols*
- Can also include the output values
- Suitable to obtain the logic diagram from it
- Primitive flow table:
 only one stable
 state in each row
 (ex: 9-4(a))

Equivalent to 9-3(c) if a=00, b=01, c=11, d=10



(a) Four states with one input




(b) Two states with two inputs and one output




Flow Table to Circuits

- Procedure to obtain circuits from flow table:
 - Assign to each state a distinct binary value (convert to a transition table)
 - Obtain circuits from the map
- Two difficulties:
 - The binary state assignment (to avoid race)
 - The output assigned to the unstable states


Ex: from the flow table 9-4(b)



(a) Transition table $Y = x_1x'_2 + x_1y$




(b) Map for output $z = x_1x_2y$



(c) Logic diagram

9-13

Race Conditions



00 -> 01 -> 11

00 -> 10

00 -> 01

00 -> 10

Race condition:

- two or more binary state variables will change value when one input variable changes
- Cannot predict state sequence if unequal delay is encountered

Non-critical race:


 The final stable state does not depend on the change order of state variables

Critical race:

- The change order of state variables will result in different stable states
- Should be avoided !!


Race-Free State Assignment

- Race can be avoided by proper state assignment
 - Direct the circuit through intermediate unstable states with a unique state-variable change
 - It is said to have a cycle
- Must ensure that a cycle will terminate with a stable state
 - Otherwise, the circuit will keep going in unstable states
- More details will be discussed in Section 9-6



Stability Check

- Asynchronous sequential circuits may oscillate between unstable states due to the feedback
 - Must check for stability to ensure proper operations
- Can be easily checked from the transition table
 - Any column has no stable states → unstable
 - Ex: when $x_1x_2=11$ in Fig. 9-9(b), Y and y are never the same



		x_1	\mathfrak{r}_2	
уг	00	01	11	10
0	0	1	1	0
1	0	1	0	0

(b) Transition table


Outline

- Asynchronous Sequential Circuits
- Analysis Procedure
- Circuits with Latches
- Design Procedure
- Reduction of State and Flow Tables
- Race-Free State Assignment
- Hazards
- Design Example



- The traditional configuration of asynchronous circuits is using one or more feedback loops
 - No real delay elements
- It is more convenient to employ the SR latch as a memory element in asynchronous circuits
 - Produce an orderly pattern in the logic diagram with the memory elements clearly visible
- SR latch is also an asynchronous circuit
 - Will be analyzed first using the method for asynchronous circuits

SR Latch with NOR Gates




(a) Crossed-coupled circuit

_	Q'	Q	R	S
	0	1	0	1
(After $SR = 10$)	0	1	0	0
	1	0	1	0
(After SR = 01)	1	0	0	0
	0	0	1	1

(b) Truth table

SR



11 0 0

S=1, R=1 (SR = 1)should not be used \Rightarrow SR = 0 is normal mode


Y = SR' + R'y

(d) Transition table

Y = S + R'y when $SR = 0 \longrightarrow *$ should be carefully checked first

(c) Circuit showing feedback

SR Latch with NAND Gates




	-				
(a)	Crossed	-coup	ed	CITCI	11 t
1-1					

	Q'	Q	R	S
	1	0	0	1
(After $SR = 10$	1	0	1	1
	0	1	1	0
(After $SR = 0$	0	1	1	1
	1	1	0	0

(b) Truth table

SR




у	00	01	11	10
0	1	1	0	0
1	1	1	1	0

(c) Circuit showing feedback

- - (d) Transition table
- S=0, R=0 (S'R' = 1) should not be used \Rightarrow S'R' = 0 is normal mode
- Y = S' + Ry when S'R' = 0 * should be carefully checked first 9-20



- Procedure to analyze an asynchronous sequential circuits with SR latches:
 - 1. Label each latch output with Y_i and its external feedback path (if any) with y_i
 - 2. Derive the Boolean functions for each Si and Ri
 - 3. Check whether SR=0 (NOR latch) or S'R'=0 (NAND latch) is satisfied
 - 4. Evaluate Y=S+R'y (NOR latch) or Y=S'+Ry (NAND latch)
 - 5. Construct the transition table for $Y = Y_1Y_2...Y_k$
 - 6. Circle all stable states where Y=y




Implementation Procedure

- Procedure to implement an asynchronous sequential circuits with SR latches:
 - 1. Given a transition table that specifies the excitation function $Y = Y_1Y_2...Y_k$, derive a pair of maps for each S_i and R_i using the latch excitation table
 - 2. Derive the Boolean functions for each S_i and R_i (do not to make Si and Ri equal to 1 in the same minterm square)
 - 3. Draw the logic diagram using k latches together with the gates required to generate the S and R (for NAND latch, use the complemented values in step 2)


Implementation Example


Excitation table: list the required S and R for each possible transition from y to Y




у	Y	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	1


(b) Latch excitation table








(d) Map for $R = x'_1$



(f) Circuit with NAND latch

y = 1 (outside) $\rightarrow 0$ (inside)

∴ S=0, R=1 from excitation table



(e) Circuit with NOR latch

Debounce Circuit

- Mechanical switches are often used to generate binary signals to a digital circuit
 - It may vibrate or bounce several times before going to a final rest
 - Cause the signal to oscillate between 1 and 0
- A debounce circuit can remove the series of pulses from a contact bounce and produce a single smooth transition
 - Position A (SR=01) \rightarrow bouncing (SR=11) \rightarrow Position B (SR=10) Q = 1 (set) \rightarrow Q = 1 (no change) \rightarrow Q = 0 (reset)

