VLSI Circuits and Design Inverter and Dynamic View



In slide "CMOS Inverter", the VTC simulation on p. 20 was obtained using $(W/L)_p/(W/L)_n = 3.4$. For this inverter, $V_M \sim 1.25$ V.

When we use smaller PMOS – get better speed at the cost of VTC symmetry and noise margin.

Widening PMOS of course improves t_{pLH} because it improves R_{eq} of the PMOS.

If wiring capacitance is not negligible, larger values of β should be used. The surprising result is that smaller device sizes (and hence smaller area) yield a faster design at the expense of VTC symmetry and noise margin.



From slide "MOS Transistor" p. 23, R $_{eq}$ for PMOS and NMOS are 31 k Ω and 13 k $\Omega.$ For both transistors, (W/L) = 1.

For symmetrical characteristics, we want $R_{pu} = R_{pd}$. Hence we make $(W/L)_p = 2.4(W/L)_n$ i.e. $\beta = r = 2.4$. From graph, delay is indeed symmetrical for this value of β .

In this example r = 31/13 = 2.4. Theoretically, for min delay β_{opt} = 2.4^{0.5} = 1.5. From plot above, min delay is actually at β = 1.9.



Making S infinitely large yields the maximum obtainable performance gain, i.e. min delay but of course area is also infinitely large too.



While sizing up an inverter reduces its delay, it also increases its input capacitance – impacting the delay of the driving gate!



 $\gamma \approx 1$ for most submicron processes.





Next question is, "what is the best N to minimize the delay for a given F?"

Before that, an example of inverter chain sizing.





$$\begin{split} t_p &= Nt_{p0} \left(1 + \frac{F^{1/N}}{\gamma} \right) \\ \frac{d}{dN} t_p &= t_{p0} + \frac{t_{p0}}{\gamma} \frac{d}{dN} NF^{1/N} \\ &= t_{p0} + \frac{t_{p0}}{\gamma} \left(F^{1/N} \frac{d}{dN} N + N \frac{d}{dN} F^{1/N} \right) \\ &= t_{p0} + \frac{t_{p0}}{\gamma} \left(F^{1/N} + N(\ln F) F^{1/N} \frac{d}{dN} \frac{1}{N} \right) \\ &= t_{p0} + \frac{t_{p0}}{\gamma} \left(F^{1/N} - N(\ln F) F^{1/N} \frac{1}{N^2} \right) \\ &= t_{p0} + \frac{t_{p0}}{\gamma} \left(F^{1/N} - \frac{1}{N} (\ln F) F^{1/N} \right) \\ \end{split}$$
Set dt_p/dN = 0, we get $\gamma + F^{1/N} - \frac{1}{N} (\ln F) F^{1/N} = 0$

Derivation for optimum fan-out:

N = In F ∴ $e^N = F$ But effective fan-out f = F^{1/N}, or f^N = F ∴ $e^N = f^N$ ∴ f = e for optimum delay.



Rewrite
$$\gamma + F^{1/N} - \frac{1}{N}(\ln F)F^{1/N} = 0$$
 in terms of f, where f = F^{1/N}
 $\gamma + f - \frac{1}{N}(N\ln f)f = 0$
 $\gamma + f - f\ln f = 0$

This equation has to be solved numerically to find optimum f.



F (γ = 1)	Unbuffered	Two Stage Chain	Opt. Inverter Chain
10	11t _{p0}	8.3t _{p0}	8.3t _{p0}
100	101t _{p0}	22t _{p0}	16.5t _{p0}
1,000	1001t _{p0}	65t _{p0}	24.8t _{p0}
10,000	10,001t _{p0}	202t _{p0}	33.1t _{p0}

Exercise:

How many stages is needed to obtain minimum delay for F = 1,000?

How many stages is needed to obtain minimum delay for F = 10,000?