



Lecture Six




V_{IL} Maximum input voltage considered as logic '0'.

V_{IH} Minimum input voltage considered as logic '1'.

V_{OH} Minimum output voltage considered as logic '1'.


V_{OL} Maximum output voltage considered as logic '0'.




$$NM_L = V_{IL} - V_{OL} = 0.75 - 0.50 = 0.25V$$

$$NM_H = V_{OH} - V_{IH} = 3.50 - 2.25 = 1.25V$$

$$V_M = 1.75V$$




CMOS Inverter VTC




VTC graphically extracted from the load lines

High noise margin
 $NM_H = V_{OH} - V_{IH} \approx 5 - 2.9 = 2.1V$
 $NM_L = V_{IL} - V_{OL} \approx 2.1 - 0 = 2.1V$

Noise Margins: Determining V_{IH} and V_{IL}





$$V_{IL} = V_M + \frac{V_{DD} - V_M}{g} = 1 + \frac{2.5 - 1}{-34.6} = 0.96 \text{ V}$$

$$V_{IH} = V_M - \frac{V_M}{g} = 1 - \frac{1}{-34.6} = 1.03 \text{ V}$$

$$NM_H = V_{DD} - V_{IH} = 2.5 - 1.03 = 1.47 \text{ V}$$

$$NM_L = V_{IL} = 0.96 \text{ V}$$

Slightly to large values due to the approximation

Example:-

Determine V_m if $K_n=172.5, K_p=45, V_{TN} = 0.43 \text{ V}, V_{TP} = -0.4, V_{DSATN} = 0.63 \text{ V}, V_{DSATP} = -1.0 \text{ V}, V_{DD} = 2.5 \text{ V} ?$

Solution:-



$$r = \frac{K_P V_{DSATP}}{K_N V_{DSATN}}$$

$$r = \frac{-45 \times (-1)}{172.5 \times 0.63} = 0.41$$

$$V_m = \frac{V_{TN} + \frac{V_{DSATN}}{2} + r \left(V_{DD} + V_{TP} + \frac{V_{DSATP}}{2} \right)}{1+r}$$

$$V_m = \frac{0.43 + \frac{0.63}{2} + 0.41 \left(2.5 - 0.4 - \frac{1}{2} \right)}{1 + 0.41} = 1.0 \text{ V}$$

$$V_m \approx \frac{rV_{DD}}{1+r} = \frac{0.41 \times 1.5}{1+0.41} = 0.73 \text{ V}$$




R_{eq} for Short Channel NMOS

Find I_{DSAT}

$$V_{DD} = 2 \text{ V}; \quad V_T = 0.43 \text{ V};$$

$$V_{DSAT} = 0.63 \text{ V}; \quad k'_n = 115 \text{ mA/V}^2$$

$$W = 0.375 \text{ } \mu\text{m}; \quad L = 0.25 \text{ } \mu\text{m}$$





$I_{DSAT} = I_D$ when
 $V_{DS} = 0$
(extrapolated)


$$I_{DSAT} = k'_n \frac{W}{L} \left((V_{DD} - V_T)V_{DSAT} - \frac{V_{DSAT}^2}{2} \right) =$$

$$I_{DSAT} = 115 \frac{0.375}{0.25} \left((2 - 0.43)0.63 - \frac{0.63^2}{2} \right) = 136 \text{ } \mu\text{A}$$





Inverter - Transient Response




$$C_L = 2 \text{ fF}; \quad R_{eq-n} = 10 \text{ k}\Omega$$

$$t_r = 2.2RC = 2.2 \times 10 \times 10^3 \times 2 \times 10^{-15} = 44 \text{ ps}$$

$$t_{pHL} = 0.69RC = 0.69 \times 10 \times 10^3 \times 2 \times 10^{-15} = 14 \text{ ps}$$


CMOS Inverter Propagation Delay



$$t_{pLH} = 0.69 R_{eq} C_L$$

$$t_p = \frac{t_{pHL} + t_{pLH}}{2} = 0.69 C_L \left(\frac{R_{eqn} + R_{eqp}}{2} \right)$$

Inverter Transient Response



$V_{DD} = 2.5V$
 $0.25\mu m$
 $W/L_n = 1.5$
 $W/L_p = 4.5$
 $R_{eqn} = 13 k\Omega (\div 1.5)$
 $R_{eqp} = 31 k\Omega (\div 4.5)$
See p. 27 for C_L
 $t_{pHL} = 36$ psec
 $t_{pLH} = 29$ psec
so
 $t_p = 32.5$ psec

$$C_{LLH} = 6. \text{fF}$$

$$C_{LHL} = 6.1 \text{fF}$$


$$R_{eqn} = 13 \text{ K}\Omega / 1.5 = 8.67 \text{ K}\Omega$$

$$R_{eqp} = 31 \text{ K}\Omega / 4.5 = 6.89 \text{ K}\Omega$$

$$t_{pHL} = 0.69 \times R_{eqn} \times C_{LHL} = 0.69 \times 8.67 \times 6.1 = 36 \text{ps}$$

$$t_{pLH} = 0.69 \times R_{eqp} \times C_{LLH} = 0.69 \times 6.89 \times 6. = 29 \text{ps}$$

$$t_p = \frac{(t_{pHL} + t_{pLH})}{2} = \frac{36 + 29}{2} = 32.5 \text{ ps}$$





Connection and behavior of series and parallel transistors

AOI/OAI nMOS Circuits

- nMOS AOI structure

$$F = \overline{a \cdot b + c \cdot d}$$

- series txs in parallel



- nMOS OAI structure

$$F = \overline{(a + e) \cdot (b + f)}$$

- series of parallel txs

