

University of Diyala College of engineering Department of computer Engineering Second class



microprocessor Programming Lecture 3 8086 Internal Architecture

Presented by

Lecturer :Abdullah Thair Abdalsatir Department of computer Engineering University of Diyala

Lecture 3


8086 microprocessor

Internal Architecture (etc..)

Execution Unit (EU):-

- Accumulator Register (AX)
- Base Register (BX)
- Counter Register (CX)
- Data register (DX)
- Stack Pointer (SP) and Base Pointer (BP)
- Source Index (SI) and Destination Index (DI)
- Flag register

lecture 2 Page 1 • 8086 categorized into4 gropes







Architecture


EU Registers

Accumulator Register (AX)

- Consists of two 8-bit registers AL and AH, which can be combined together and used as a 16-bit register AX.
- AL in this case contains the low order byte of the word, and AH contains the high-order byte.
- The I/O instructions use the AX or AL for inputting / outputting 16 or 8-bit data to or from an I/O port.
- Multiplication and Division instructions also use the AX or AL.








8086 Microprocessor

Architecture

EU Registers

Data Register (DX)

- Consists of two 8-bit registers DL and DH, which can be combined together and used as a 16-bit register DX.
- When combined, DL register contains the low order byte of the word, and DH contains the high-order byte.
- Used to hold the high 16-bit result (data) in 16 X 16 multiplication or the high 16-bit dividend (data) before a 32 ÷ 16 division and the 16-bit reminder after division.



Architecture


EU Registers

8086

Microprocessor

Stack Pointer (SP) and Base Pointer (BP)

- SP and BP are used to access data in the stack segment.
- SP is used as an offset from the current SS during execution of instructions that involve the stack segment in the external memory.
- SP contents are automatically updated decremented) (incremented/due to execution of instruction. a POP orPUSH
- BP contains an offset address in the current SS, which is used by instructions utilizing the based addressing mode.







Architecture


EU Registers

Source Index (SI) and Destination Index (DI)

- Used in indexed addressing.
- Instructions that process data strings use the SI and DI registers together with DS and ES respectively in order to distinguish between the source and destination addresses.







SI.No.	Туре	Register width	Name of register
1	General purpose register	16 bit	AX, BX, CX, DX
		8 bit	AL, AH, BL, BH, CL, CH, DL, DH
2	Pointer register	16 bit	SP, BP
3	Index register	16 bit	SI, DI
4	Instruction Pointer	16 bit	IP
5	Segment register	16 bit	CS, DS, SS, ES
6	Flag (PSW)	16 bit	Flag register
lecture Page			

8086 Microprocessor

lecture 3

Page 11

Architecture

Register	Name of the Register	Special Function
AX	16-bit Accumulator	Stores the 16-bit results of arithmetic and logic operations
AL	8-bit Accumulator	Stores the 8-bit results of arithmetic and logic operations
BX	Base register	Used to hold base value in base addressing mode to access memory data
СХ	Count Register	Used to hold the count value in SHIFT, ROTATE and LOOP instructions
DX	Data Register	Used to hold data for multiplication and division operations
SP	Stack Pointer	Used to hold the offset address of top stack memory
BP	Base Pointer	Used to hold the base value in base addressing using SS register to access data from stack memory
SI	Source Index	Used to hold index value of source operand (data) for string instructions
DI	Data Index	Used to hold the index value of destination operand (data) for string operations

