University of Diyala
College of engineering
Department of computer Engineering Second class

## microprocessor Programming Lecture 6 8086 instructions set

$\mathscr{P}_{\text {resented by }}$<br>Lecturer : Abdullah Thair Abdalsatir Al-Obaidi<br>Department of computer Engineering<br>University of Diyala

## Lecture 6

## content

## Microprocessor programming

* 8086 Supports 6 Types Of Instructions.

1. Data Transfer Instructions
2. Arithmetic Instructions
3. Logical Instructions
4. String Manipulation Instructions
5. Process Control Instructions
6. Control Transfer Instructions

## microprocessor programming

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, ROL ...

| AND reg $2 / \mathrm{mem}$, reg 1/mem AND reg2, reg1 <br> AND reg2, mem <br> AND mem, reg 1 | $\begin{aligned} & (\mathrm{reg} 2) \leftarrow(\mathrm{reg} 2) \&(\mathrm{reg} 1) \\ & (\mathrm{reg} 2) \leftarrow(\mathrm{reg} 2) \&(\mathrm{mem}) \\ & (\mathrm{mem}) \leftarrow(\mathrm{mem}) \&(\mathrm{reg} 1) \end{aligned}$ |
| :---: | :---: |
| AND A, data AND AL, data8 <br> AND AX. datal 6 | $(\mathrm{AL}) \leftarrow(\mathrm{AL}) \&$ data8 <br> $(\mathrm{AX}) \leftarrow(\mathrm{AX}) \&$ data 16 |
| AND reg/mem, data AND reg, data <br> AND mem, data | $(\mathrm{rcg}) \leftarrow(\mathrm{reg}) \&$ data <br> (mem) $\leftarrow$ (mem) \& data |

## Logical AND between all bits of two

 operands. Result is stored in operand1.These rules apply:
1 AND $1=1$
1 AND $0=0$
0 AND $1=0$
0 AND $0=0$

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, ROL ...


```
Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, ROL ...
```

| XOR reg $2 / \mathrm{mem}$, reg $1 / \mathrm{mem}$ <br> XOR reg2, reg1 <br> XOR reg2, mem <br> XOR mem, reg 1 | $\begin{aligned} & (\text { reg } 2) \leftarrow(\text { reg } 2)^{\wedge}(\text { reg } 1) \\ & (\text { reg } 2) \leftarrow(\text { reg } 2)^{\wedge}(\text { mem }) \\ & (\text { mem }) \leftarrow(\text { mem }) \wedge(\text { reg } 1) \end{aligned}$ |
| :---: | :---: |
| XOR reg/mem, data <br> XOR reg, data <br> XOR mem, data | $($ reg $) \leftarrow(\mathrm{reg}) \wedge$ data <br> $($ mem $) \leftarrow(\text { mem })^{\wedge}$ data |
| XOR A, data <br> XOR AL, data8 <br> XOR AX, data 6 | $\begin{aligned} & (\mathrm{AL}) \leftarrow(\mathrm{AL})^{\wedge} \text { data } 8 \\ & (\mathrm{AX}) \leftarrow(\mathrm{AX})^{\wedge} \text { data } 16 \end{aligned}$ |

Logical XOR (Exclusive OR) between all bits of two operands. Result is stored in first operand.

These rules apply:
1 XOR $1=0$
$1 \mathrm{XOR} 0=1$
0 XOR $1=1$
0 XOR $0=0$
Example:
MOV AL, 00000111b
XOR AL, 00000010b ; AL = 00000101b
RET

## Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, ROL ...

| TEST reg2/mem, reg1/mem |  |
| :--- | :--- |
| TEST reg2, reg1 | Modify flags $\leftarrow($ reg2 $) \&($ reg1 $)$ |
| TEST reg2, mem | Modify flags $\leftarrow($ reg2 $) \&($ mem $)$ |
| TEST mem, reg1 | Modify flags $\leftarrow($ mem $) \&($ reg1 $)$ |
| TEST reg/mem, data | Modify flags $\leftarrow($ reg $) \&$ data |
| TEST reg, data | Modify flags $\leftarrow($ mem $) \&$ data |
| TEST mem, data | Modify flags $\leftarrow(\mathrm{AL}) \&$ data8 |
| TEST A, data | Modify flags $\leftarrow(\mathrm{AX}) \&$ data16 |
| TEST AL, data8 |  |

## Logical AND between all bits of two operands for flags only

 These flags are effected: ZF, SF, PF. Result is not stored anywhere.These rules apply:
1 AND $1=1$
1 AND $0=0$
0 AND $1=0$
0 AND $0=0$

## Example:

MOV AL, 00000101b
TEST AL, $1 \quad ; Z F=0$.
TEST AL, 10b ; ZF = 1 .
RET

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, ROL ...

Shift operand1 Right. The number of shifts is set by operand2.

## Algorithm:

Shift all bits right, the bit that goes off is set to CF. Zero bit is inserted to the left-most position.

## Example:

MOV AL, 00000111b
SHR AL, 1 ; AL = 00000011b, $C F=1$.

## RET

$\mathrm{OF}=0$ if first operand keeps original sign.

SHR reg/mem
SHR reg
i) SHR reg, 1
ii) $\operatorname{SHR}$ reg, CL

## SHR mem

i) SHR mem, 1
ii) SHR mem, CL

$$
C F \leftarrow B_{I S D}: B_{n} \leftarrow B_{n+1} ; B_{M S D} \leftarrow 0
$$

reg $8 / \mathrm{mem} 8$


AND, OR, XOR, TEST, SHR, SHL, RCR, ROL...
Shift operand1 Left. The number of shifts is set by operand2.

Algorithm:
Shift all bits left, the bit that goes off is set to CF. Zero bit is inserted to the right-most position.

## Example :

MOV AL, 11100000b
SHL AL, 1 ; AL = 11000000b, CF=1. RET
$\mathrm{OF}=0$ if first operand keeps original sign. Back to Top

| SHL reg/mem or SAL reg/mem | $C F \leftarrow B_{M S D} ; B_{n+1} \leftarrow B_{n} ; B_{L S D} \leftarrow 0$ |
| :---: | :---: |
| SHL reg or SAL reg | reas $8 / \mathrm{mem} 8$ |
| i) SHL reg, 1 or SAL reg, 1 |  |
| SHL mem or SAL mem | reale mem 16 |
| i) SHL mem, 1 or SAL mem, 1 <br> ii) SHL mem, CL or SAL mem, CL |  |

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, ROL ...

Rotate operand1 right through Carry Flag. The number of rotates is set by operand2.

## Algorithm :

shift all bits right, the bit that goes off is set to CF and previous value of CF is inserted to the left-most position.

## Example:

STC ; set carry (CF=1).
MOV AL, 1Ch ; AL = 00011100b
RCR AL, 1 ; AL = 10001110b, CF=0. RET
$\mathrm{OF}=\mathbf{0}$ if first operand keeps original sign. Back to Top

## Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, ROL ...

Rotate operand1 left. The number of rotates is set by operand2.

## Algorithm:

shift all bits left, the bit that goes off is set to CF and the same bit is inserted to the right-most position.

## Example:

MOV AL, 1Ch $\quad ; \mathrm{AL}=00011100 \mathrm{~b}$
ROL AL, 1 ; AL = 00111000b, CF=0.
RET
$\mathrm{OF}=0$ if first operand keeps original sign. Back to Top

| ROL reg/mem | $B_{n, 1} \leftarrow B_{n}: C F \leftarrow B_{V \mid S D} ; B_{150} \leftarrow B_{V S D}$ |
| :---: | :---: |
| ROL reg |  |
| i) ROL reg. 1 |  |
| ii) ROL reg. CL | CF <br> $B_{B}$ |
| ROL mem |  |
| i) ROL mem, 1 |  |
| ii) ROL mem, CL |  |

- String : Sequence of bytes or words, bytes= 8 bit , word =16 bit,
$\square \mathbf{8 0 8 6}$ instruction set includes instruction for string movement, comparison, scan, load and store.
$\square$ REP instruction prefix : used to repeat execution of string instructions
$\square$ String instructions end with S or SB or SW. S represents string, SB string byte and SW string word.
$\square$ Offset or effective address of the source operand is stored in SI register, and that of the destination operand is stored in DI register.
$\square$ Depending on the status of DF, SI and DI registers are automatically updated.
$\square D F=0 \Rightarrow S I$ and DI are incremented by 1 for byte and 2 for word.
$\square \mathrm{DF}=\mathbf{1} \Rightarrow$ SI and DI are decremented by 1 for byte and 2 for word.

Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

Repeat following MOVSB, MOVSW, LODSB, LODSW, STOSB, STOSW instructions CX times .

## Algorithm:

check_cx:
if CX <> 0 then
do following chain instruction
CX = CX - 1
go back to check_cx else exit from REP cycle

| REP |  |
| :---: | :---: |
| REPZ/ REPE <br> (Repeat CMPS or SCAS until ZF = 0) | While $\mathbf{C X} \neq 0$ and $\mathrm{ZF}=1$, repeat execution of string instruction and (CX) $\leftarrow(C X)-1$ |
| REPNZ/ REPNE <br> (Repeat CMPS or SCAS until ZF = 1) | While CX $=0$ and $Z F=0$, repeat execution of string instruction and $(C X) \leftarrow(C X)-1$ |

microprocessor programming Second class

| MOVS |  |
| :---: | :---: |
| MOVSB | $\begin{aligned} & M A=(D S) \times 16_{10}+(S I) \\ & M A_{E}=(E S) \times 16_{10}+(D I) \end{aligned}$ |
|  | $\left(M A_{E}\right) \leftarrow(M A)$ |
|  | $\begin{aligned} & \text { If DF }=0, \text { then }(D I) \leftarrow(D I)+1 ;(S I) \leftarrow(S I)+1 \\ & \text { If DF }=1 \text {, then }(D I) \leftarrow(D I)-1 ;(S I) \leftarrow(S I)-1 \end{aligned}$ |
| MOVSW | $\begin{aligned} & M A=(D S) \times 16_{10}+(S I) \\ & M A_{E}=(E S) \times 16_{10}+(D I) \end{aligned}$ |
|  | $\left(M A_{E} ; M A_{E}+1\right) \leftarrow(M A ; M A+1)$ |
|  | If $D F=0$, then $(D I) \leftarrow(D I)+2 ;(S I) \leftarrow(S I)+2$ <br> If DF $=1$, then $(D I) \leftarrow(D I)-2 ;(S I) \leftarrow(S I)-2$ |

## microprocessor programming

 Second class
## Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

Compare two string byte or string word

| CMPS |  |
| :---: | :---: |
| CMPSB | $\begin{aligned} & M A=(D S) \times 16_{10}+(S I) \\ & M A_{E}=(E S) \times 16_{10}+(D I) \end{aligned}$ |
|  | Modify flags $\leftarrow\left(\right.$ MA) - $\left(\mathrm{MA}_{E}\right)$ |
|  | If $(M A)>\left(M A_{E}\right)$, then $C F=0 ; Z F=0 ; S F=0$ If $(M A)<\left(M A_{E}\right)$, then $C F=1 ; Z F=0 ; S F=1$ If $(M A)=\left(M A_{E}\right)$, then $C F=0 ; Z F=1 ; S F=0$ |
| CMPSW | For byte operation |
|  | If $D F=0$, then (DI) $\leftarrow(D I)+1$; (SI) $\leftarrow(S I)+1$ <br> If DF $=1$, then $(D I) \leftarrow(D I)-1 ;(S I) \leftarrow(S I)-1$ |
|  | For word operation |
|  | If DF $=0$, then (DI) $\leftarrow$ (DI) +2 ; (SI) $\leftarrow(S I)+2$ <br> If DF = 1, then $(D I) \leftarrow(D I)-2 ;(S I) \leftarrow(S I)-2$ |

microprocessor programming

## Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

Scan (compare) a string byte or word with accumulator.
Copy byte at DS:[SI] to ES:[DI]. Update SI and DI.


## Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

## Load string byte in to AL or string word in to AX

| LODS |  |
| :--- | :--- |
| LODSB | MA $=(D S) \times 16_{10}+(S I)$ <br> $(A L) \leftarrow(M A)$ |
|  | If $D F=0$, then $(S I) \leftarrow(S I)+1$ <br> If $D F=1$, then $(S I) \leftarrow(S I)-1$ |
| LODSW | MA $=(D S) \times 1610+(S I)$ <br> $(A X) \leftarrow(M A ; M A+1)$ <br> If DF $=0$, then $(S I) \leftarrow(S I)+2$ <br> If DF $=1$, then $(S I) \leftarrow(S I)-2$ |



## Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

Store byte from AL or word from AX in to string

| STOS |  |
| :---: | :---: |
| STOSB | $\begin{aligned} & M A_{E}=(E S) \times 16_{10}+(D I) \\ & \left(M A_{E}\right) \leftarrow(A L) \end{aligned}$ |
|  | If $D F=0$, then (DI) $\leftarrow$ (DI) +1 <br> If $D F=1$, then $(D I) \leftarrow(D I)-1$ |
| STOSW | $\begin{aligned} & M A_{E}=(E S) \times 16_{10}+(D I) \\ & \left(M A_{E} ; M A_{E}+1\right) \leftarrow(A X) \end{aligned}$ |
|  | If $D F=0$, then (DI) $\leftarrow$ (DI) +2 <br> If DF $=1$, then $(D I) \leftarrow$ (DI) -2 |


| Mnemonics | Explanation |
| :---: | :---: |
| STC | Set CF $\leftarrow 1$ |
| CLC | Clear CF $\leftarrow 0$ |
| CMC | Complement carry CF $\leftarrow$ CF/ |
| STD | Set direction flag DF $\leftarrow 1$ |
| CLD | Clear direction flag DF $\leftarrow \mathbf{0}$ |
| STI | Set interrupt enable flag IF $\leftarrow 1$ |
| CLI | Clear interrupt enable flag IF $\leftarrow 0$ |
| NOP | No operation |
| HLT | Halt after interrupt is set |
| WAIT | Wait for TEST pin active |
| ESC opcode mem/ reg | Used to pass instruction to a coprocessor which shares the address and data bus with the 8086 |
| LOCK | Lock bus during next instruction |

- Transfer the control to a specific destination or target instruction - Do not affect flags
- 8086 Unconditional transfers

| Mnemonics | Explanation |
| :--- | :--- |
| CALL reg/ mem/disp16 | Call subroutine |
| RET | Return from subroutine |
| JMP reg/ mem/ disp8/ disp16 | Unconditional jump |

- 8086 signed conditional branch instructions
$\square 8086$ unsigned conditional branch instructions


## Checks flags

If conditions are true, the program control is transferred to the new memory location in the same segment by modifying the content of IP


- 8086 signed conditionals branch instructions

| Name | Alternate name |
| :--- | :--- |
| JE disp8 | JZ disp8 |
| Jump if equal | Jump if result is 0 |
| JNE disp8 | JNZ disp8 |
| Jump if not equal | Jump if not zero <br> JG disp8 |
| JNLE disp8 |  |
| Jump if greater | Jump if not less or <br> equal |
| JGE disp8 Jump | JNL disp8 |
| if greater than | Jump if not less |
| or equal |  |
| JL disp8 | JNGE disp8 |
| Jump if less than | Jump if not <br> greater than or |
|  | equal |
| JLE disp8 | JNG disp8 |
| Jump if less than | Jump if not |
| or equal | greater |

## - 8086 unsigned conditional branch instructions

| Name | Alternate name |
| :--- | :--- |
| JE disp8 | JZ disp8 |
| Jump if equal | Jump if result is 0 |
| JNE disp8 | JNZ disp8 |
| Jump if not equal | Jump if not zero <br> JA disp8 <br> Jump if above |
| JNBE disp8 <br> Jump if not below or <br> equal |  |
| JAE disp8 <br> Jump if above or <br> equal <br> JB disp8 <br> Jump if below | JNB disp8 |
|  | Jump if not below |
| JBE disp8 | JNAE disp8 |
| Jump if not above or |  |
| Jump if below or | equal |
| equal | JNA disp8 |

## microprocessor programming



- $\mathbf{8 0 8 6}$ conditional branch instructions affecting individual flags

| Mnemonics | Explanation |
| :---: | :---: |
| JC disp8 | Jump if CF = 1 |
| JNC disp8 | Jump if CF $=0$ |
| JP disp8 | Jump if PF = 1 |
| JNP disp8 | Jump if PF = 0 |
| JO disp8 | Jump if $\mathrm{OF}=1$ |
| JNO disp8 | Jump if OF $=0$ |
| JS disp8 | Jump if SF = 1 |
| JNS disp8 | Jump if SF = 0 |
| JZ disp8 | Jump if result is zero, i.e, $\mathbf{Z}=1$ |
| JNZ disp8 | Jump if result is not zero, i.e, $\mathrm{Z}=1$ |



Thank you so much
ơny questions?

Lecturer : Abdullah Thair Abdalsatir
Department of computer Engineering
University of Diyala

