MODULE DESCRIPTION FORM

نموذج وصف المادة الدراسية

Module Information معلومات المادة الدر اسية						
Module Title	Digital Techniques		Modu	le Delivery		
Module Type	Core				⊠ Theory	
Module Code	COE 103				⊠ Lecture ⊠ Lab	
ECTS Credits		7 ⊠ Tutorial				
SWL (hr/sem)		175				
Module Level		1	Semester o	f Delivery		1
Administering Dep	partment	Type Dept. Code	College	Type College Code		
Module Leader	Name e-mail		E-mail			
Module Leader's A	Acad. Title	Professor	Module Leader's Qualification Ph.		Ph.D.	
Module Tutor	Name (if availa	e (if available) e-mail E		E-mail		
Peer Reviewer Name Name		Name	e-mail E-mail			
Scientific Committee Approval Date		01/06/2023	Version Nu	mber	1.0	

Relation with other Modules					
العلاقة مع المواد الدراسية الأخرى					
Prerequisite module	None	Semester			
Co-requisites module	None	Semester			

Modu	le Aims, Learning Outcomes and Indicative Contents			
	أهداف المادة الدر اسية ونتائج التعلم والمحتويات الإرشادية			
Module Objectives أهداف المادة الدر اسية	 To acquire the basic knowledge of Digital techniques levels and application of knowledge to understand digital electronics circuits. Have a thorough understanding of the fundamental concepts and techniques used in digital electronics To understand and examine the structure of various number systems and its application in digital design. The ability to understand, analyze and design various combinational and sequential circuits. Ability to identify basic requirements for a design application and propose a cost effective solution. To prepare students to perform the analysis and design of various digital electronic circuits. 			
Module Learning Outcomes مخرجات التعلم للمادة الدر اسية	 Important: Write at least 6 Learning Outcomes, better to be equal to the number of study weeks. express basic concepts and logic circuits explains number systems and convert number systems. explains logical AND,OR,NOT,NAND,NOR,EX-OR,EX-NOR functions can show the simplification of logical statements explains the simplification of logical statements with using boolean rules and de-morgan thorems writes boolean equation by using truth table and shows its logic circuits. writes boolean equation by logic circuits and shows its truth table. explains the simplification of logical statements with karnaugh maps. identifies explains half and full adders explains the working principles of decoder, encoder, recognize 7-segmented displayers explains the working principles of multiplexer and De multiplexer, shows the applications of combinational circuits 			
Indicative Contents المحتويات الإرشادية	 Indicative content includes the following. <u>Part A – number system and simplification of digital circuit design.</u> Introduction to digital quantities and System Numbers: Decimal , Binary , Binary arithmetic , Octal and Hexadecimal Numbers, Conversions of System Numbers, Arithmetic Operations with different number systems, and Signed Numbers. [18 hrs] Digital Codes: Binary coded decimal [BCD], Exc-3 code, Graycodes. Simplification of digital circuit design: Boolean algebra , De'Morgan theorems , Simplification Using Boolean Algebra, Standard Forms of Boolean 			

Expressions(SOP and POS form), The karnaugh Map (Three, I Variable Kamaugh Maps.	Four and Five- [19 hrs]
Part B - Combinational LogicFunctions of Combinational Logic:Adders, Subtracters, PAdders,multiplier,and[19 hrs].	earallel Binary comparators.
Encoders, Decoders, Multiplexers, Demultiplexe Generators/Checkers, and code conversion	ers, Parity cuircuits.
Flip-Flops: Latches, Edge-Triggered Flip-Flops and its application	ons. [19 hrs].

Learning and Teaching Strategies استر اتيجيات التعلم والتعليم				
Strategies	Type something like: The main strategy that will be adopted in delivering this module is to encourage students' participation in the exercises, while at the same time refining and expanding their critical thinking skills. This will be achieved through classes, interactive tutorials and by considering types of simple experiments involving some sampling activities that are interesting to the students.			

Student Workload (SWL) الحمل الدر اسي للطالب محسوب لـ ١٥ اسبو عا				
Structured SWL (h/sem) 108 Structured SWL (h/w) 7 الحمل الدر اسي المنتظم للطالب أسبو عيا الحمل الدر اسي المنتظم للطالب خلال الفصل 7				
Unstructured SWL (h/sem) الحمل الدراسي غير المنتظم للطالب خلال الفصل	67	Unstructured SWL (h/w) الحمل الدراسي غير المنتظم للطالب أسبو عيا	5	
Total SWL (h/sem) الحمل الدر اسي الكلي للطالب خلال الفصل	150			

Module Evaluation تقييم المادة الدر اسية							
	Time/Number Weight (Marks) Week Due Relevant Learning Outcome						
	Quizzes	2	10% (10)	5 and 10	LO #1, #2 and #10, #11		
Formative	Assignments	2	10% (10)	2 and 12	LO #3, #4 and #6, #7		
assessment	Projects / Lab.	1	10% (10)	Continuous	All		
	Report	1	10% (10)	13	LO #5, #8 and #10		
Summative	Midterm Exam	2hr	10% (10)	7	LO #1 - #7		
assessment	Final Exam	3hr	50% (50)	16	All		
Total assessme	ent		100% (100 Marks)				

	Delivery Plan (Weekly Syllabus)				
	المنهاج الأسبوعي النظري				
	Material Covered				
Week 1	Introduction to Digital Techniques and logic gates				
Week 2	General number formula : Binary, octal, decimal, hexadecimal numbers				
Week 3	Conversions of System Numbers				
Week 4	Arithmetic operations with different number systems, complements of number systems, binary				
Week 4	codes, BCD codes, Ex-3 code , and gray code.				
Week 5	Boolean algebra, De'Morgan theorems, Simplification Using Boolean Algebra,				
Week 6	Standard Forms of Boolean Expressions(SOP and POS form)				
Week 7	The karnaugh Map (two,Three, Four and Five- Variable Kamaugh Maps)				
Week 8	The karnaugh Map (two, Three, Four and Five- Variable Kamaugh Maps)				
Week 9	Introduction to Combinational Logic circuit and circuit analysis				
Week 10	Adders, Subtractors, Parallel Binary Adders,				
Week 11	Binary multiplier circuits and Magnitude comparators circuit.				
Week 12	Encoders, and Decoders circuits				
Week 13	Multiplexers, and Demultiplexers circuits.				
Week 14	Parity Generators/Checkers and design of code conversion circuits.				
Week 15	Flip-Flops:(Latches, Edge-Triggered Flip-Flops) and it's applications.				
Week 16	Preparatory week before the final Exam				

	Delivery Plan (Weekly Lab. Syllabus) المنهاج الاسبوعي للمختبر		
	Material Covered		
Week 1	Lab 1: Introduction to logic gates		
Week 2	Lab 2: NOR Gate, NAND Gate, and XOR Gate application		
Week 3	Lab 3: Comparator Circuit		
Week 4	Lab 4: Half –Adder		
Week 5	Lab 5: full –Adder Circuit		
Week 6	Lab 6: Half Subtractor		
Week 7	Lab 7: full Subtractor Circuit		
Week 8	Lab 8: Even and odd Parity Generator and Checker Circuit		
Week 9	Lab 9: Code converter Circuits		
Week 10	Lab 10: Encoder Circuit		
Week 11	Lab 11: Decoder Circuit		
Week 12	Lab 12: Multiplexer Circuit		
Week 13	Lab 13 :De - Multiplexer Circuit.		
Week 14	Lab 14 :Introduction to Flip- Flop		
Week 15	Preparatory week before the final Exam		

Learning and Teaching Resources مصادر التعلم والتدريس			
	Text	Available in the Library?	
Required Texts	Digital Fundamentals, Thomas .L. Floyd, Pearson international edition.	Yes	
Recommended Texts	Digital Design, M. Morris. Mano, Pearson prentice Hall .	No	
Websites			

Grading Scheme مخطط الدرجات					
Group	Grade	التقدير	Marks %	Definition	
	A - Excellent	امتياز	90 - 100	Outstanding Performance	
	B - Very Good	جيد جدا	80 - 89	Above average with some errors	
Success Group (50 - 100)	C - Good	ختر	70 - 79	Sound work with notable errors	
(30 - 100)	D - Satisfactory	متوسط	60 - 69	Fair but with major shortcomings	
	E - Sufficient	مقبول	50 - 59	Work meets minimum criteria	
Fail Group (0 – 49)	FX – Fail	راسب (قيد المعالجة)	(45-49)	More work required but credit awarded	
	F – Fail	راسب	(0-44)	Considerable amount of work required	

Note: Marks Decimal places above or below 0.5 will be rounded to the higher or lower full mark (for example a mark of 54.5 will be rounded to 55, whereas a mark of 54.4 will be rounded to 54. The University has a policy NOT to condone "near-pass fails" so the only adjustment to marks awarded by the original marker(s) will be the automatic rounding outlined above.