



Ministry of Higher Education and  
Scientific Research - Iraq  
University of Diyala  
College of Engineering  
Department of Computer Engineering



الملحق ٤: وصف المادة الدراسية

## MODULE DESCRIPTION FORM

نموذج وصف المادة الدراسية

Module Information			
معلومات المادة الدراسية			
Module Title	<b>Digital Logic Circuits Design</b>		Module Delivery
Module Type	Core		<input checked="" type="checkbox"/> Theory <input type="checkbox"/> Lecture <input checked="" type="checkbox"/> Lab <input checked="" type="checkbox"/> Tutorial <input type="checkbox"/> Practical <input type="checkbox"/> Seminar
Module Code	<b>CPE 106</b>		
ECTS Credits	5		
SWL (hr/sem)	<b>125</b>		
Module Level	1	Semester of Delivery	
Administering Department	Computer Eng.	College	College of Engineering
Module Leader	Dr. HUSSAIN FALIH MAHDI	e-mail	dr.hussain.mahdi@uodiyala.edu.iq
Module Leader's Acad. Title	Lecturer	Module Leader's Qualification	Ph.D.
Module Tutor	Name (if available)	e-mail	E-mail
Peer Reviewer Name	Ahmed Salah Hameed	e-mail	ahmedhameed_eng@uodiyala.edu.iq
Scientific Committee Approval Date	26/12/2023	Version Number	1.1



**Ministry of Higher Education and  
Scientific Research - Iraq  
University of Diyala  
College of Engineering  
Department of Computer Engineering**



**Relation with other Modules**

العلاقة مع المواد الدراسية الأخرى

<b>Prerequisite module</b>	Principles of Logic Systems	<b>Semester</b>	1
<b>Co-requisites module</b>	None	<b>Semester</b>	

**Module Aims, Learning Outcomes and Indicative Contents**

أهداف المادة الدراسية ونتائج التعلم والمحتويات الإرشادية

<p><b>Module Objectives</b> أهداف المادة الدراسية</p>	<ol style="list-style-type: none"> <li>1. To acquire the basic knowledge of combinational and sequential logic circuits.</li> <li>2. Have a thorough understanding of different logic circuits and its applications.</li> <li>3. To help students understand the design of complex digital circuits.</li> <li>4. Ability to identify basic requirements for a design application and propose a cost-effective solution.</li> <li>5. To prepare students to perform the analysis and design of various digital electronic circuits.</li> </ol>
<p><b>Module Learning Outcomes</b> مخرجات التعلم للمادة الدراسية</p>	<ol style="list-style-type: none"> <li>1. Students will be able to describe the strengths and weaknesses of different logic circuits and select the appropriate design for a given problem.</li> <li>2. Students will be able to communicate effectively about their designs, both orally and in writing.</li> <li>3. Students will be able to work effectively in teams to design and implement combinational and sequential digital circuits.</li> <li>4. Students will be able to apply the principles of sequential logic design to more complex problems.</li> <li>5. Students will be able to assess the performance and reliability of digital systems.</li> <li>6. Students will be able to learn independently and continue to develop their knowledge and skills in the field of logic design.</li> </ol>
<p><b>Indicative Contents</b> المحتويات الإرشادية</p>	<ul style="list-style-type: none"> <li>- Overview to Combinational Logic circuits [3 hrs]</li> <li>- Combinational Logic circuits design. [27 hrs]</li> <li>- Introduction to sequential logic circuits [3 hrs]</li> <li>- Flip-Flops and it's applications [9 hrs]</li> <li>- Counters [3 hrs]</li> </ul>



**Ministry of Higher Education and  
Scientific Research - Iraq  
University of Diyala  
College of Engineering  
Department of Computer Engineering**



### Learning and Teaching Strategies

#### استراتيجيات التعلم والتعليم

<b>Strategies</b>	The main strategy that will be adopted in delivering this module is to encourage students' participation in the exercises, while at the same time refining and expanding their critical thinking skills. This will be achieved through classes, homework's and examples. Practical examples helps students to understand the course material.
-------------------	---

### Student Workload (SWL)

#### الحمل الدراسي للطالب محسوب ل ١٥ اسبوعا

<b>Structured SWL (h/sem)</b> الحمل الدراسي المنتظم للطالب خلال الفصل	<b>79</b>	<b>Structured SWL (h/w)</b> الحمل الدراسي المنتظم للطالب أسبوعيا	<b>5</b>
<b>Unstructured SWL (h/sem)</b> الحمل الدراسي غير المنتظم للطالب خلال الفصل	<b>46</b>	<b>Unstructured SWL (h/w)</b> الحمل الدراسي غير المنتظم للطالب أسبوعيا	<b>3.1</b>
<b>Total SWL (h/sem)</b> الحمل الدراسي الكلي للطالب خلال الفصل	<b>150</b>		

### Module Evaluation

#### تقييم المادة الدراسية

		Time/Number	Weight (Marks)	Week Due	Relevant Learning Outcome
<b>Formative assessment</b>	Quizzes	2	10% (10)	6 and 13	LO #1 to #3 and #4 to #6
	Assignments	2	10% (10)	4 and 12	LO #2 and #3 to #5
	Projects / Lab.	1	10% (10)	Continuous	All
	Report	1	10% (10)	13	LO #4 to #6
<b>Summative assessment</b>	Midterm Exam	2hr	10% (10)	8	LO #1 - #5
	Final Exam	3hr	50% (50)	16	All
<b>Total assessment</b>			<b>100% (100 Marks)</b>		



**Ministry of Higher Education and  
Scientific Research - Iraq  
University of Diyala  
College of Engineering  
Department of Computer Engineering**



### Delivery Plan (Weekly Syllabus)

#### المنهاج الاسبوعي النظري

	Material Covered
<b>Week 1</b>	Overview to Combinational Logic circuits
<b>Week 2</b>	Adders and Subtractors circuits
<b>Week 3</b>	Series and Parallel Binary Adders circuits
<b>Week 4</b>	Ripple carry versus Parallel Look-Ahead Carry Adders circuits
<b>Week 5</b>	Binary multiplier circuits and Magnitude comparators circuit.
<b>Week 6&amp;7</b>	Encoders, and Decoders circuits
<b>Week 8&amp;9</b>	Multiplexers, and Demultiplexers circuits.
<b>Week 10</b>	Parity Generators/Checkers and design of code conversion circuits.
<b>Week 11</b>	Introduction to sequential logic circuits
<b>Week 12-14</b>	Flip-Flops:(Latches, Edge-Triggered Flip-Flops) and it's applications.
<b>Week 15</b>	Counters
<b>Week 16</b>	<b>Preparatory week before the final Exam</b>

### Delivery Plan (Weekly Lab. Syllabus)

#### المنهاج الاسبوعي للمختبر

	Material Covered
<b>Week 1</b>	Lab 1: Introduction to logic gates
<b>Week 2</b>	Lab 2: NOR Gate, NAND Gate, and XOR Gate application
<b>Week 3</b>	Lab 3: Comparator Circuit
<b>Week 4</b>	Lab 4: Half –Adder
<b>Week 5</b>	Lab 5: full –Adder Circuit
<b>Week 6</b>	Lab 6: Half Subtractor
<b>Week 7</b>	Lab 7: full Subtractor Circuit
<b>Week 8</b>	Lab 8: Even and odd Parity Generator and Checker Circuit
<b>Week 9</b>	Lab 9: Code converter Circuits
<b>Week 10</b>	Lab 10: Encoder Circuit
<b>Week 11</b>	Lab 11: Decoder Circuit
<b>Week 12</b>	Lab 12: Multiplexer Circuit



**Ministry of Higher Education and  
Scientific Research - Iraq  
University of Diyala  
College of Engineering  
Department of Computer Engineering**



<b>Week 13</b>	Lab 13: De - Multiplexer Circuit.
<b>Week 14</b>	Lab 14: Flip- Flop application Circuits
<b>Week 15</b>	Lab 15: Counters

<b>Learning and Teaching Resources</b> مصادر التعلم والتدريس		
	Text	Available in the Library?
<b>Required Texts</b>	Robert L. Boylestad and Louis Nashelsky, Electronic Devices and Circuit Theory, 7th or 10th or 11th Edition.	Yes
<b>Recommended Texts</b>	<ul style="list-style-type: none"> <li>• Charles K. Alexander and Matthew N. O. Sadiku, Fundamentals of Electric Circuits, McGrawHill, fourth edition, 2009. Behzad Razavi, <i>Fundamentals of Microelectronics</i>, John Wiley &amp; Sons, Preview Edition, 2006</li> <li>• J J Kathy and SA Naser, fundamental of Electrical Engineering, Schaum's outline, Academia International, 2004.</li> <li>• Any other materials available on the web.</li> </ul>	No
<b>Websites</b>	<a href="https://www.youtube.com/playlist?list=PLHCD1a8slQtKqkfg5FISKwHxVzkptxZVR">https://www.youtube.com/playlist?list=PLHCD1a8slQtKqkfg5FISKwHxVzkptxZVR</a>	

<b>Grading Scheme</b> مخطط الدرجات				
Group	Grade	التقدير	Marks %	Definition
<b>Success Group (50 - 100)</b>	<b>A - Excellent</b>	امتياز	90 - 100	Outstanding Performance
	<b>B - Very Good</b>	جيد جدا	80 - 89	Above average with some errors
	<b>C - Good</b>	جيد	70 - 79	Sound work with notable errors
	<b>D - Satisfactory</b>	متوسط	60 - 69	Fair but with major shortcomings
	<b>E - Sufficient</b>	مقبول	50 - 59	Work meets minimum criteria
<b>Fail Group (0 - 49)</b>	<b>FX – Fail</b>	راسب (قيد المعالجة)	(45-49)	More work required but credit awarded
	<b>F – Fail</b>	راسب	(0-44)	Considerable amount of work required

**Note:** Marks Decimal places above or below 0.5 will be rounded to the higher or lower full mark (for example a mark of 54.5 will be rounded to 55, whereas a mark of 54.4 will be rounded to 54. The University has a policy NOT to condone "near-pass fails" so the only adjustment to marks awarded by the original marker(s) will be the automatic rounding outlined above.