http://www.engineering.uodiyala.edu.iq



Microprocessor

MSc. Royida A. Ibrahem Alhayali Diyala University / College of Engineering Computer Engineering department 2nd Stage

Unit II

8086 Microprocessor (19 Hrs)

The Intel 8086 - architecture - MN/MX modes - 8086 addressing modes instruction set- instruction format - assembler directives and operators -Programming with 8086 - interfacing memory and I/O ports - Comparison of 8086 and 8088 - Coprocessors - Intel 8087 - Familiarisation with Debug utility.

Program controlled semiconductor device (IC) which fetches (from memory), decodes and executes instructions.

It is used as CPU (Central Processing Unit) in computers.

Microprocessor Royida A. Ibrahem	——- Fifth Generation Pentium	
Alhayali	Fourth Generation	
First Generation Between $1971 - 1973$ PMOS technology, non compatible with TTL 4 bit processors \Rightarrow 16 pins 8 and 16 bit processors \Rightarrow 40 pins Due to limitations of pins, signals are multiplexed	During 1980s Low power version of HMOS technology (HCMOS) 32 bit processors Physical memory space 2 ²⁴ bytes = 16 Mb Virtual memory space 2 ⁴⁰ bytes = 1 Tb Floating point hardware Supports increased number of addressing modes Intel 80386	
	Third Generation	
Second Concration	During 1978	
During 1973	HMOS technology \Rightarrow Faster speed, Higher	
NMOS technology \Rightarrow Faster speed, Higher	16 bit processors \Rightarrow 40/ 48/ 64 pins	
density, Compatible with TTL	Easier to program	
4 / 8/ 16 bit processors \Rightarrow 40 pins	Dynamically relatable programs	
Addition address large memory spaces and I/O ports	Processor has multiply/ divide arithmetic	
Greater number of levels of subroutine	More powerful interrupt handling	
nesting	capabilities	
Better interrupt handling capabilities	Flexible I/O port addressing	
Intel 8085 (8 bit processor)	Intel 8086 (16 bit processor) 3	





*****First 16- bit processor released by INTEL in the year 1978.

*****Originally HMOS, now manufactured using HMOS III technique.

*Approximately 29, 000 transistors, 40 pin DIP, 5V supply.

*Does not have internal clock; external asymmetric clock source with 33% duty cycle.

\div20-bit address to access memory ⇒ can address up to 2²⁰ = 1 megabytes of memory space.

***** Contains About 29000 Transistors.

Addressable memory space is organized in to two banks of 512 kb each; Even (or lower) bank and Odd (or higher) bank. Address line A_0 is used to select even bank and control signal BHE is used to access odd bank

Uses a separate 16 bit address for I/O mapped devices \Rightarrow can generate $2^{16} =$ 64 k addresses.

Operates in two modes: minimum mode and maximum mode, decided by the signal at MN and \overline{MX} pins.

Pins and Signals

 $GND \leftarrow 1$ 40 ← V_{cc} $39 \leftrightarrow AD_{15}$ $AD_{14} \leftrightarrow 2$ $38 \rightarrow AD_{16} / S_3$ $AD_{13} \leftrightarrow 3$ $AD_{12} \leftrightarrow 4$ $37 \rightarrow AD_{17} / S_4$ $AD_{11} \leftrightarrow 5$ $36 \rightarrow AD_{18} / S_5$ $AD_{10} \leftrightarrow 6$ $35 \longrightarrow AD_{19} / S_6$ $AD_{q} \leftrightarrow 7$ $34 \longrightarrow BHE/S_7$ $AD_{8} \leftrightarrow 8$ 33 \leftarrow MN/ \overline{MX} $AD_7 \leftrightarrow 9$ $32 \longrightarrow \overline{RD}$ (\overline{RQ} / GT_0) $AD_6 \leftrightarrow 10$ 8086 $31 \leftrightarrow HOLD$ (\overline{RQ} / GT_1) $AD_5 \leftrightarrow 11$ $30 \leftrightarrow HLDA$ (LOCK) $AD_{4} \leftrightarrow 12$ $29 \longrightarrow \overline{WR}$ (S_2) $AD_3 \leftrightarrow 13$ $28 \mapsto M/\overline{10}$ (S₁) $AD_2 \leftrightarrow 14$ $27 \longrightarrow DT/\overline{R}$ (S_0) $26 \longrightarrow \overline{\text{DEN}}$ $AD_1 \leftrightarrow 15$ (QS_0) $AD_0 \leftrightarrow 16$ $25 \mapsto ALE$ (QS_1) $NMI \leftrightarrow 17$ $24 \rightarrow \overline{\text{INTA}}$ 23 ← TEST $|NTR \rightarrow 18|$ $CLK \longrightarrow 19$ 22 ← READY $GND \leftarrow 20$ 21 ← RESET

AD₀-AD₁₅ (Bidirectional)

Address/Data bus

Low order address bus; these are multiplexed with data.

When AD lines are used to transmit memory address the symbol A is used instead of AD, for example A_0 - A_{15} .

When data are transmitted over AD lines the symbol D is used in place of AD, for example D_0-D_7 , D_8-D_{15} or D_0-D_{15} .

 A_{16}/S_{31} A_{17}/S_{41} A_{18}/S_{51} A_{19}/S_{61}

High order address bus. These are multiplexed with status signals

Pins and Signals

Microprocessor Royida A. Ibrahem Alhayali



BHE (Active Low)/S₇ (Output)

Bus High Enable/Status

It is used to enable data onto the most significant half of data bus, D_8-D_{15} . 8-bit device connected to upper half of the data bus use BHE (Active Low) signal. It is multiplexed with status signal S_7 .

MN/ MX

MINIMUM / MAXIMUM

This pin signal indicates what mode the processor is to operate in.

RD (Read) (Active Low)

The signal is used for read operation. It is an output signal. It is active when low.

Pins and Signals

Common signals

TEST

 $GND \leftarrow 1$ 40 ← V_{cc} $39 \leftrightarrow AD_{15}$ $AD_{14} \leftrightarrow 2$ $AD_{13} \leftrightarrow 3$ $38 \rightarrow AD_{16} / S_3$ $AD_{12} \leftrightarrow 4$ $37 \rightarrow AD_{17} / S_{4}$ $AD_{11} \leftrightarrow 5$ $36 \rightarrow AD_{18} / S_5$ $AD_{10} \leftrightarrow 6$ $35 \rightarrow AD_{19} / S_6$ $AD_9 \leftrightarrow 7$ $34 \rightarrow \overline{BHE}/S_{7}$ $AD_8 \leftrightarrow 8$ 33 ← MN/ MX $AD_7 \leftrightarrow 9$ $32 \longrightarrow \overline{RD}$ (RQ / GT₀) $AD_6 \leftrightarrow 10$ 8086 $31 \leftrightarrow HOLD$ (\overline{RQ} / GT_1) $AD_5 \leftrightarrow 11$ $30 \leftrightarrow HLDA$ (LOCK) $29 \longrightarrow \overline{WR}$ $AD_4 \leftrightarrow 12$ (\underline{S}_2) $AD_3 \leftrightarrow 13$ $28 \mapsto M/\overline{10}$ (S₁) $AD_2 \leftrightarrow 14$ $27 \longrightarrow DT/\overline{R}$ (\overline{S}_0) $AD_1 \leftrightarrow 15$ $26 \longrightarrow \overline{\text{DEN}}$ (QS_0) $AD_0 \leftrightarrow 16$ $25 \mapsto ALE$ $NMI \leftrightarrow 17$ (QS_1) $24 \rightarrow \overline{\text{INTA}}$ 23 ← TEST $|NTR \rightarrow 18|$ $CLK \longrightarrow 19$ 22 ← READY 21 ← RESET $GND \leftarrow 20$

TEST input is tested by the 'WAIT' instruction.

8086 will enter a wait state after execution of the WAIT instruction and will resume execution only when the TEST is made low by an active hardware.

This is used to synchronize an external activity to the processor internal operation.

READY

This is the acknowledgement from the slow device or memory that they have completed the data transfer.

The signal made available by the devices is synchronized by the 8284A clock generator to provide ready input to the 8086.

The signal is active high.

Pins and Signals

RESET (Input)

Causes the processor to immediately terminate its present activity.

The signal must be active HIGH for at least four clock cycles.

CLK

The clock input provides the basic timing for processor operation and bus control activity. Its an asymmetric square wave with 33% duty cycle.

INTR Interrupt Request

This is a triggered input. This is sampled during the last clock cycles of each instruction to determine the availability of the request. If any interrupt request is pending, the processor enters the interrupt acknowledge cycle.

This signal is active high and internally synchronized. ⁹





Pins and Signals

Min/ Max Pins

The 8086 microprocessor can work in two modes of operations : Minimum mode and Maximum mode.

In the <u>minimum mode</u> of operation the microprocessor <u>do not</u> associate with any co-processors and can not be used for multiprocessor systems.

In the <u>maximum mode</u> the 8086 <u>can work</u> in multi-processor or co-processor configuration.

Minimum or maximum mode operations are decided by the pin MN/ MX(Active low).

When this pin is <u>high</u> 8086 operates in <u>minimum mode</u> otherwise it operates in Maximum mode.

Pins and Signals

 DT/\overline{R}

DEN

ALE

 $M/\overline{10}$

WR

INTA

Pins 24 -31

For minimum mode operation, the MN/ \overline{MX} is tied to VCC (logic high)



8086	itself generates all the bus control signals
/R	(Data Transmit/ Receive) Output signal from the processor to control the direction of data flow through the data transceivers

(**Data Enable**) Output signal from the processor used as out put enable for the transceivers

(Address Latch Enable) Used to demultiplex the address and data lines using external latches

Used to differentiate memory access and I/O access. For memory reference instructions, it is high. For IN and OUT instructions, it is low.

Write control signal; asserted low Whenever processor writes data to memory or I/O port

(Interrupt Acknowledge) When the interrupt request is accepted by the processor, the output is low on this line.

Pins and Signals

Pins 24 - 31

For minimum mode operation, the MN/ \overline{MX} is tied to VCC (logic high)



8086 itself generates all the bus control signals

Input signal to the processor form the bus masters as a request to grant the control of the bus.

Usually used by the DMA controller to get the control of the bus.

HLDA

(Hold Acknowledge) Acknowledge signal by the processor to the bus master requesting the control of the bus through HOLD.

The acknowledge is asserted high, when the processor accepts HOLD.

8086 Microprocessor

Pins and Signals

Maximum mode signals

During maximum mode operation, the MN/ MX is grounded (logic low)

Pins 24 -31 are reassigned



Status signals; used by the 8086 bus controller to generate bus timing and control signals. These are decoded as shown.

Sta	Status Signal		Mashina Cuala	
$\overline{\mathbf{S}}_{2}$	$\overline{\mathbf{S}}_{1}$	\overline{S}_0	Machine Cycle	
0	0	0	Interrupt acknowledge	
0	0	1	Read I/O port	
0	1	0	Write I/O port	
0	1	1	Halt	
1	0	0	Code access	
1	0	1	Read memory	
1	1	0	Write memory	
1	1	1	Passive/Inactive	



8086 Microprocessor

Pins and Signals

Maximum mode signals

During maximum mode operation, the MN/ MX is grounded (logic low)

Pins 24 -31 are reassigned



(**Queue Status**) The processor provides the status of queue in these lines.

The queue status can be used by external device to track the internal status of the queue in 8086.

The output on QS_0 and QS_1 can be interpreted as shown in the table.

Queue status			
QS ₁	QS ₀	Queue operation	
0	0	No operation	
0	1	First byte of an opcode from queue	
1	0	Empty the queue	
1	1	Subsequent byte from queue	



Pins and Signals

Maximum mode signals

During maximum mode operation, the MN/ MX is grounded (logic low)

Pins 24 - 31 are reassigned



(Bus Request/ Bus Grant) These requests are used by other local bus masters to force the processor to release the local bus at the end of the processor's current bus cycle.

These pins are bidirectional.

The request on $\overline{GT_0}$ will have higher priority than $\overline{GT_1}$

An output signal activated by the LOCK prefix instruction.

Remains active until the completion of the instruction prefixed by LOCK.

The 8086 output low on the LOCK pin while executing an instruction prefixed by LOCK to prevent other bus masters from gaining control of the system bus.







- 8086's 1-megabyte memory is divided into segments of up to 64K bytes each.
- The 8086 can directly address four segments (256 K bytes within the 1 M byte of memory) at a particular time.
- Programs obtain access to code and data in the segments by changing the segment register content to point to the desired segments.







EU

BIU



BIU

EU



BIU

EU











EU

BIU



ES

BIU

Flag Register

EU



EU

BIU



EU Registers

Architecture

Source Index (SI) and Destination Index (DI)

- Used in indexed addressing.
- Instructions that process data strings use the SI and DI registers together with DS and ES respectively in order to distinguish between the source and destination addresses.





EU Registers

Architecture

Source Index (SI) and Destination Index (DI)

- Used in indexed addressing.
- Instructions that process data strings use the SI and DI registers together with DS and ES respectively in order to distinguish between the source and destination addresses.







SI.No.	Туре	Register width	Name of register
1	General purpose register	16 bit	AX, BX, CX, DX
		8 bit	AL, AH, BL, BH, CL, CH, DL, DH
2	Pointer register	16 bit	SP, BP
3	Index register	16 bit	SI, DI
4	Instruction Pointer	16 bit	IP
5	Segment register	16 bit	CS, DS, SS, ES
6	Flag (PSW)	16 bit	Flag register

Microprocessor Royida A. Ibrahem

Architecture

Registers and Special Functions

Register	Name of the Register	Special Function
AX	16-bit Accumulator	Stores the 16-bit results of arithmetic and logic operations
AL	8-bit Accumulator	Stores the 8-bit results of arithmetic and logic operations
BX	Base register	Used to hold base value in base addressing mode to access memory data
СХ	Count Register	Used to hold the count value in SHIFT, ROTATE and LOOP instructions
DX	Data Register	Used to hold data for multiplication and division operations
SP	Stack Pointer	Used to hold the offset address of top stack memory
BP	Base Pointer	Used to hold the base value in base addressing using SS register to access data from stack memory
SI	Source Index	Used to hold index value of source operand (data) for string instructions
DI	Data Index	Used to hold the index value of destination operand (data) for string operations

Introduction

; PROGRAM TO ADD TWO 16-BIT DATA (METHOD-1)

DATA SEGMENT	Assembler directive	a pr	a problem.	
ORG 1104H SUM DW 0 CARRY DB 0 DATA ENDS CODE SEGMENT	;Assembler directive ;Assembler directive ;Assembler directive ;Assembler directive ;Assembler directive	Inst Directions which follows to execut t	ruction h a microprocessor te a task or part of a ask.	
ASSUME CS:CODE ASSUME DS:DATA ORG 1000H	;Assembler directive ;Assembler directive ;Assembler directive	Computer	language	
MOV AX,205AH MOV BX,40EDH MOV CL,00H ADD AX,BX MOV SUM,AX JNC AHEAD INC CL AHEAD: MOV CARRY,CL HLT CODE ENDS END	;Load the first data in AX register ;Load the second data in BX register ;Clear the CL register for carry ;Add the two data, sum will be in AX ;Store the sum in memory location (1104H) ;Check the status of carry flag ;If carry flag is set, increment CL by one ;Store the carry in memory location (1106H) ;Assembler directive ;Assembler directive	High Level	Low Level	
	■ Binary	bits	English Alphabets `Mnemonics' Assembler Mnemonics → Machine Language 36	

36

Program A set of instructions written to solve
Microprocessor Royida A. Ibrahem

Introduction

Alhayali Program is a set of instructions written to solve a problem. Instructions are the directions which a microprocessor follows to execute a task or part of a task. Broadly, computer language can be divided into two parts as high-level language and low level language. Low level language are machine specific. Low level language can be further divided into machine language and assembly language.

Machine language is the only language which a machine can understand. Instructions in this language are written in binary bits as a specific bit pattern. The computer interprets this bit pattern as an instruction to perform a particular task. The entire program is a sequence of binary numbers. This is a machine-friendly language but not user friendly. Debugging is another problem associated with machine language.

To overcome these problems, programmers develop another way in which instructions are written in English alphabets. This new language is known as Assembly language. The instructions in this language are termed *mnemonics.* As microprocessor can only understand the machine language so mnemonics are translated into machine language either manually or by a program known as *assembler.*

Microprocessor **Addressing Modes** Royida A. Ibrahem Alhayali Every instruction of a program has to operate on a data. The different ways in which a source operand is denoted in an instruction are known as addressing modes. 1. **Register Addressing** Group I : Addressing modes for register and immediate data Immediate Addressing 3. Direct Addressing 4. **Register Indirect Addressing** 5. Based Addressing **Group II : Addressing modes for** 6. Indexed Addressing memory data 7. Based Index Addressing 8. String Addressing 9. Direct I/O port Addressing Group III : Addressing modes for I/O ports **10. Indirect I/O port Addressing 11. Relative Addressing** Group IV : Relative Addressing mode 12. Implied Addressing Group V : Implied Addressing mode

Microprocessor Royida A. Ibrahem

Addressing Modes

- Alhayali 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**

The instruction will specify the name of the register which holds the data to be operated by the instruction.

Example:

MOV CL, DH

The content of 8-bit register DH is moved to another 8-bit register CL

(CL) ← (DH)



- 1.
- 2. **Immediate Addressing**
- 3. **Direct Addressing**
- **Register Indirect Addressing** 4.
- 5. **Based Addressing**
- **Indexed Addressing** 6.
- **Based Index Addressing** 7.
- 8. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- 11. Relative Addressing
- 12. Implied Addressing



Addressing Modes

In immediate addressing mode, an 8-bit or 16-bit data is specified as part of the instruction

Example:

MOV DL, 08H

The 8-bit data (08_{H}) given in the instruction is moved to DL

(DL) ← 08_µ

MOV AX, 0A9FH

The 16-bit data $(0A9F_{H})$ given in the instruction is moved to AX register

 $(AX) \leftarrow 0A9F_{H}$



Addressing Modes : Memory Access

- 20 Address lines ⇒ 8086 can address up to 2²⁰ = 1M bytes of memory
- However, the largest register is only 16 bits
- Physical Address will have to be calculated Physical Address : Actual address of a byte in memory. i.e. the value which goes out onto the address bus.
- Memory Address represented in the form Seg : Offset (Eg - 89AB:F012)
- Each time the processor wants to access memory, it takes the contents of a segment register, shifts it one hexadecimal place to the left (same as multiplying by 16₁₀), then add the required offset to form the 20- bit address





```
89AB : F012 \rightarrow 89AB \rightarrow 89AB0 (Paragraph to byte \rightarrow 89AB x 10 = 89AB0)
F012 \rightarrow 0F012 (Offset is already in byte unit)
+ ------
98AC2 (The absolute address)
```

Microprocessor

Addressing Modes : Memory Access

Royida A. Ibrahem Alhayali

- To access memory we use these four registers: BX, SI, DI, BP
- Combining these registers inside [] symbols, we can get different memory locations (Effective Address, EA)
- Supported combinations:

[BX + SI]	[SI]	[BX + SI + d8]
[BX + DI]	[DI]	[BX + DI + d8]
[BP + SI]	d16 (variable offset only)	[BP + SI + d8]
[BP + DI]	[BX]	[BP + DI + d8]
[SI + d8]	[BX + SI + d16]	[SI + d16]
[DI + d8]	[BX + DI + d16]	[DI + d16]
[BP + d8]	[BP + SI + d16]	[BP + d16]
[BX + d8]	[BP + DI + d16]	[BX + d16]



BX	SI	
ВР	DI	+ disp

- .. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**



Addressing Modes

Here, the effective address of the memory location at which the data operand is stored is given in the instruction.

The effective address is just a 16-bit number written directly in the instruction.

Example:

MOV BX, [1354H] MOV BL, [0400H]

The square brackets around the 1354_H denotes the contents of the memory location. When executed, this instruction will copy the contents of the memory location into BX register.

This addressing mode is called direct because the displacement of the operand from the segment base is specified directly in the instruction.

Immediate Addressing

Register Indirect Addressing

Direct Addressing

Based Addressing

Indexed Addressing

String Addressing

Based Index Addressing

Direct I/O port Addressing

2.

3.

4.

5.

6.

7.

8.

9.

Addressing Modes

In Register indirect addressing, name of the register which holds the effective address (EA) will be specified in the instruction.

Registers used to hold EA are any of the following registers:

BX, BP, DI and SI.

Content of the DS register is used for base address calculation.

Example:

MOV CX, [BX]

Operations:

Note : Register/ memory enclosed in brackets refer to content of register/ memory

10. Indirect I/O port Addressing

- **11. Relative Addressing**
- **12. Implied Addressing**



EA = (BX) $BA = (DS) \times 16_{10}$ MA = BA + EA $(CX) \leftarrow (MA) \text{ or,}$ $(CL) \leftarrow (MA)$

 $(CH) \leftarrow (MA + 1)$

- 1.
- 2. **Immediate Addressing**
- 3. **Direct Addressing**
- **Register Indirect Addressing** 4.
- **Based Addressing** 5.
- **Indexed Addressing** 6.
- **Based Index Addressing** 7.
- 8. String Addressing
- 9. **Direct I/O port Addressing**
- 10. Indirect I/O port Addressing
- **11. Relative Addressing**
- **12. Implied Addressing**



Addressing Modes

In Based Addressing, **BX or BP** is used to hold the base value for effective address and a signed 8-bit or unsigned 16-bit displacement will be specified in the instruction.

In case of 8-bit displacement, it is sign extended to 16-bit before adding to the base value.

When **BX** holds the base value of EA, 20-bit physical address is calculated from BX and DS.

When BP holds the base value of EA, BP and SS is used.

Example:

MOV AX, [BX + 08H]

Operations:

 $0008_{H} \leftarrow 08_{H}$ (Sign extended) $EA = (BX) + 0008_{H}$ $BA = (DS) \times 16_{10}$ MA = BA + EA $(AX) \leftarrow (MA)$ or, $(AL) \leftarrow (MA)$ $(AH) \leftarrow (MA + 1)$

46

- 1. Register Addressing
- 2. **Immediate Addressing**
- 3. **Direct Addressing**
- **Register Indirect Addressing** 4.
- 5. **Based Addressing**
- 6. Indexed Addressing
- **Based Index Addressing** 7.
- 8. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- **11. Relative Addressing**
- 12. Implied Addressing



SI or DI register is used to hold an index value for memory data and a signed 8-bit or unsigned 16bit displacement will be specified in the instruction.

Displacement is added to the index value in SI or DI register to obtain the EA.

In case of 8-bit displacement, it is sign extended to 16-bit before adding to the base value.

Example:

MOV CX, [SI + 0A2H]

Operations:

 $FFA2_{H} \leftarrow A2_{H}$ (Sign extended) $EA = (SI) + FFA2_{H}$ $BA = (DS) \times 16_{10}$ MA = BA + EA $(CX) \leftarrow (MA)$ or, $(CL) \leftarrow (MA)$ $(CH) \leftarrow (MA + 1)$

Addressing Modes

In Based Index Addressing, the effective address is computed from the sum of a base register (BX or BP), an index register (SI or DI) and a displacement.

Example:

MOV DX, [BX + SI + OAH]

Operations:

 $000A_{H} \leftarrow 0A_{H}$ (Sign extended)

 $EA = (BX) + (SI) + 000A_H$ $BA = (DS) \times 16_{10}$ MA = BA + EA

 $(DX) \leftarrow (MA)$ or,

 $(DL) \leftarrow (MA)$ $(DH) \leftarrow (MA + 1)$

3. Direct Addressing

2.

4. Register Indirect Addressing

Immediate Addressing

- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**



- 2. **Immediate Addressing**
- 3. **Direct Addressing**
- **Register Indirect Addressing** 4.
- 5. **Based Addressing**
- Indexed Addressing 6.
- **Based Index Addressing** 7.
- String Addressing 8.
- **Direct I/O port Addressing** 9.
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**

Note : Effective address of the Extra segment register

Employed in string operations to operate on string data.

The effective address (EA) of source data is stored in SI register and the EA of destination is stored in **DI register.**

Segment register for calculating base address of source data is DS and that of the destination data is ES

Example: MOVS BYTE

Operations:

Calculation of source memory location: EA = (SI) $BA = (DS) \times 16_{10}$ MA = BA + EA

Calculation of destination memory location: $EA_{F} = (DI)$ $BA_{F} = (ES) \times 16_{10}$ $MA_{E} = BA_{E} + EA_{E}$

 $(MAE) \leftarrow (MA)$

If DF = 1, then $(SI) \leftarrow (SI) - 1$ and (DI) = (DI) - 1If DF = 0, then (SI) \leftarrow (SI) +1 and (DI) = (DI) + 1

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**



Addressing Modes

Group III : Addressing modes for I/O ports

These addressing modes are used to access data from standard I/O mapped devices or ports.

In direct port addressing mode, an 8-bit port address is directly specified in the instruction.

Example: IN AL, [09H]

Operations: $PORT_{addr} = 09_{H}$ (AL) \leftarrow (PORT)

Content of port with address $09_{\rm H}$ is moved to AL register

- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**



In this addressing mode, the effective address of a program instruction is specified relative to Instruction Pointer (IP) by an 8-bit signed displacement.

Example: JZ 0AH

Operations:

 $000A_{H} \leftarrow 0A_{H}$ (sign extend)

If ZF = 1, then

 $EA = (IP) + 000A_H$ $BA = (CS) \times 16_{10}$ MA = BA + EA

If ZF = 1, then the program control jumps to new address calculated above.

If ZF = 0, then next instruction of the program is executed.

- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**



Instructions using this mode have no operands. The instruction itself will specify the data to be operated by the instruction.

Example: CLC

This clears the carry flag to zero.

8086 supports 6 types of instructions.

- **1. Data Transfer Instructions**
- 2. Arithmetic Instructions
- **3. Logical Instructions**
- 4. String manipulation Instructions
- **5. Process Control Instructions**
- **6. Control Transfer Instructions**

Instruction Set

1. Data Transfer Instructions

Instructions that are used to transfer data/ address in to registers, memory locations and I/O ports.

Generally involve two operands: Source operand and Destination operand of the same size.

Source: Register or a memory location or an immediate data **Destination** : Register or a memory location.

The size should be a either a byte or a word.

A 8-bit data can only be moved to 8-bit register/ memory and a 16-bit data can be moved to 16-bit register/ memory.

Instruction Set

1. Data Transfer Instructions

Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...

MOV reg2/ mem, reg1/ mem MOV reg2, reg1 MOV mem, reg1 MOV reg2, mem	(reg2) ← (reg1) (mem) ← (reg1) (reg2) ← (mem)
MOV reg/ mem, data	
MOV reg, data MOV mem, data	(reg) \leftarrow data (mem) \leftarrow data

XCHG reg2/ mem, reg1	
XCHG reg2, reg1	(reg2) ↔ (reg1)
XCHG mem, reg1	(mem) ↔ (reg1)

Instruction Set

1. Data Transfer Instructions

Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...

PUSH reg16/ mem	
PUSH reg16	$\begin{array}{l} (SP) \leftarrow (SP) - 2 \\ MA_{S} = (SS) \times 16_{10} + SP \\ (MA_{S} ; MA_{S} + 1) \leftarrow (reg16) \end{array}$
PUSH mem	$(SP) \leftarrow (SP) - 2$ MA _S = (SS) x 16 ₁₀ + SP (MA _S ; MA _S + 1) \leftarrow (mem)
POP reg16/ mem	
POP reg16	$\begin{array}{l} MA_{S} \; = \; (SS) \; x \; 16_{10} \; + \; SP \\ (reg16) \leftarrow (MA_{S} \; ; \; MA_{S} \; + \; 1) \\ (SP) \leftarrow (SP) \; + \; 2 \end{array}$
POP mem	$\begin{array}{l} MA_{S} = (SS) \times 16_{10} + SP \\ (mem) \leftarrow (MA_{S} ; MA_{S} + 1) \\ (SP) \leftarrow (SP) + 2 \end{array}$

Instruction Set

1. Data Transfer Instructions

Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...

IN A, [DX]		OUT [DX], A	
IN AL, [DX]	$PORT_{addr} = (DX)$ (AL) \leftarrow (PORT)	OUT [DX], AL	$PORT_{addr} = (DX)$ (PORT) \leftarrow (AL)
IN AX, [DX]	$PORT_{addr} = (DX)$ (AX) \leftarrow (PORT)	OUT [DX], AX	$PORT_{addr} = (DX)$ (PORT) $\leftarrow (AX)$
TN A addr8			
IN A, addr8		OUT addr8, A	
IN A, addr8 IN AL, addr8	(AL) ← (addr8)	OUT addr8, A OUT addr8, AL	(addr8) ← (AL)

Microprocessor Royida A. Ibrahem		Instruction Set	
	Alhayali	2. Arithme	tic Instructions
	Mnemonics: <mark>ADD,</mark> AD	DC, SUB, S	BB, INC, DEC, MUL, DIV, CMP
	ADD reg2/ mem, reg1/r	mem	
	ADC reg2, reg1 ADC reg2, mem ADC mem, reg1		$(reg2) \leftarrow (reg1) + (reg2)$ $(reg2) \leftarrow (reg2) + (mem)$ $(mem) \leftarrow (mem)+(reg1)$
	ADD reg/mem, data		
	ADD reg, data ADD mem, data		(reg) ← (reg)+ data (mem) ← (mem)+data
	ADD A, data		
	ADD AL, data8 ADD AX, data16		(AL) ← (AL) + data8 (AX) ← (AX) +data16

Microprocessor Royida A. Ibrahem Alhayali		Instruction Set	
		2. Arithme	tic Instructions
	Mnemonics: ADD, A	<mark>DC,</mark> SUB, S	BB, INC, DEC, MUL, DIV, CMP
	ADC reg2/ mem, reg1/	/mem	
	ADC reg2, reg1 ADC reg2, mem ADC mem, reg1		(reg2) ← (reg1) + (reg2)+CF (reg2) ← (reg2) + (mem)+CF (mem) ← (mem)+(reg1)+CF
	ADC reg/mem, data ADC reg, data ADC mem, data		(reg) ← (reg)+ data+CF (mem) ← (mem)+data+CF
	ADDC A, data ADD AL, data8 ADD AX, data16		(AL) ← (AL) + data8+CF (AX) ← (AX) +data16+CF

N Ro	licroprocessor yida A. Ibrahem	Instruction Set	
	Alhayali 2. Arithme	tic Instructions	
	Mnemonics: ADD, ADC, <mark>SUB,</mark> S	BB, INC, DEC, MUL, DIV, CMP	
	SUB reg2/ mem, reg1/mem		
	SUB reg2, reg1 SUB reg2, mem SUB mem, reg1	$(reg2) \leftarrow (reg1) - (reg2)$ $(reg2) \leftarrow (reg2) - (mem)$ $(mem) \leftarrow (mem) - (reg1)$	
	SUB reg, data SUB reg, data SUB mem, data	(reg) ← (reg) - data (mem) ← (mem) - data	
	SUB A, data SUB AL, data8 SUB AX, data16	(AL) ← (AL) - data8 (AX) ← (AX) - data16	

N Ro	Aicroprocessor Instruction Instruction	Instruction Set	
	Alhayali 2. Arithme	tic Instructions	
	Mnemonics: ADD, ADC, SUB, <mark>S</mark>	BB, INC, DEC, MUL, DIV, CMP	
	SBB reg2/ mem, reg1/mem		
	SBB reg2, reg1 SBB reg2, mem SBB mem, reg1	$(reg2) \leftarrow (reg1) - (reg2) - CF$ $(reg2) \leftarrow (reg2) - (mem) - CF$ $(mem) \leftarrow (mem) - (reg1) - CF$	
	SBB reg/mem, data SBB reg, data SBB mem, data	(reg) \leftarrow (reg) – data - CF (mem) \leftarrow (mem) - data - CF	
	SBB A, data SBB AL, data8 SBB AX, data16	(AL) ← (AL) - data8 - CF (AX) ← (AX) - data16 - CF	

N Ro	licroprocessor yida A. Ibrahem	Instruction Set	
	Alhayali 2. Arithm	etic Instructions	
	Mnemonics: ADD, ADC, SUB,	SBB, <mark>INC, DEC,</mark> MUL, DIV, CMP	
	INC reg/ mem		
	INC reg8	(reg8) ← (reg8) + 1	
	INC reg16	(reg16) ← (reg16) + 1	
	INC mem	(mem) ← (mem) + 1	
	DEC reg/ mem		
	DEC reg8	(reg8) ← (reg8) - 1	
	DEC reg16	(reg16) ← (reg16) - 1	
	DEC mem	(mem) ← (mem) - 1	

Microprocessor Instruction Set Royida A. Ibrahem Alhayali 2. Arithmetic Instructions Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP... **MUL reg/ mem MUL reg** <u>For byte</u>: $(AX) \leftarrow (AL) \times (reg8)$ <u>For word</u> : $(DX)(AX) \leftarrow (AX) \times (reg16)$ **MUL mem** For byte : (AX) \leftarrow (AL) x (mem8) For word : $(DX)(AX) \leftarrow (AX) \times (mem16)$ IMUL reg/ mem **IMUL** reg For byte : $(AX) \leftarrow (AL) \times (reg8)$ For word : $(DX)(AX) \leftarrow (AX) \times (reg16)$ **IMUL** mem <u>For byte</u>: $(AX) \leftarrow (AX) \times (mem8)$ For word : $(DX)(AX) \leftarrow (AX) \times (mem16)$

Microprocessor Royida A. Ibrahem Alhayali		Instruction Set
		2. Arithmetic Instructions
	Mnemonics: ADD ,	ADC, SUB, SBB, INC, DEC, MUL, <mark>DIV,</mark> CMP
	DIV reg/ mem	
	DIV reg	For 16-bit :- 8-bit : $(AL) \leftarrow (AX)$:- (reg8) Quotient $(AH) \leftarrow (AX)$ MOD(reg8) RemainderFor 32-bit :- 16-bit : $(AX) \leftarrow (DX)(AX)$:- (reg16) Quotient $(DX) \leftarrow (DX)(AX)$ MOD(reg16) Remainder
	DIV mem	$\frac{For \ 16-bit :- \ 8-bit :}{(AL) \leftarrow (AX) :- (mem8) \ Quotient} \\ (AH) \leftarrow (AX) \ MOD(mem8) \ Remainder \\ \frac{For \ 32-bit :- \ 16-bit :}{(AX) \leftarrow (DX)(AX) :- (mem16) \ Quotient} \\ (DX) \leftarrow (DX)(AX) \ MOD(mem16) \ Remainder \\ \end{array}$

Microprocessor Royida A. Ibrahem Alhayali		Instruction Set	
		2. Arithmetic Instructions	
Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, <mark>DIV,</mark> CMP			
	IDIV reg/ mem		
	IDIV reg	$\frac{For 16-bit :- 8-bit}{(AL) \leftarrow (AX) :- (reg8) Quotient}$ $(AH) \leftarrow (AX) MOD(reg8) Remainder$ $\frac{For 32-bit :- 16-bit}{(AX) \leftarrow (DX)(AX) :- (reg16) Quotient}$ $(DX) \leftarrow (DX)(AX) MOD(reg16) Remainder$	
	IDIV mem	$\frac{For \ 16-bit :- \ 8-bit :}{(AL) \leftarrow (AX) :- (mem8) \ Quotient} \\ (AH) \leftarrow (AX) \ MOD(mem8) \ Remainder \\ \frac{For \ 32-bit :- \ 16-bit :}{(AX) \leftarrow (DX)(AX) :- (mem16) \ Quotient} \\ (DX) \leftarrow (DX)(AX) \ MOD(mem16) \ Remainder \\ \end{array}$	

Instruction Set

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

Modify flags \leftarrow (reg2) – (reg1)
If (reg2) > (reg1) then CF=0, ZF=0, SF=0
If $(reg2) < (reg1)$ then CF=1, ZF=0, SF=1
If (reg2) = (reg1) then CF=0, ZF=1, SF=0
Modify flags \leftarrow (reg2) – (mem)
If $(reg2) > (mem)$ then CF=0, ZF=0, SF=0
If (reg2) < (mem) then CF=1, ZF=0, SF=1
If (reg2) = (mem) then CF=0, ZF=1, SF=0
Modify flags ← (mem) - (reg1)
If $(mem) > (reg1)$ then CF=0, ZF=0, SF=0
If $(mem) < (reg1)$ then CF=1, ZF=0, SF=1
If (mem) = (reg1) then CF=0, ZF=1, SF=0

Microprocessor Ir Royida A. Ibrahem Alhayali 2.		nstruction Set	
		thmetic Instructions	
	Mnemonics: ADD, ADC, S	UB, SBB, INC, DEC, MUL, DIV, <mark>CMP</mark>	
	CMP reg/mem, data		
	CMP reg, data	Modify flags \leftarrow (reg) – (data)	
		If (reg) > data then CF=0, ZF=0, SF=0 If (reg) < data then CF=1, ZF=0, SF=1 If (reg) = data then CF=0, ZF=1, SF=0	
	CMP mem, data	Modify flags \leftarrow (mem) – (mem)	
		If (mem) > data then CF=0, ZF=0, SF=0 If (mem) < data then CF=1, ZF=0, SF=1 If (mem) = data then CF=0, ZF=1, SF=0	

Microprocessor Ins Royida A. Ibrahem Alhayali 2. A		struction Set	
		2. Arithmetic Instructions	
Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP			
	CMP A, data		
	CMP AL, data8	Modify flags ← (AL) – data8	
		If (AL) > data8 then CF=0, ZF=0, SF=0 If (AL) < data8 then CF=1, ZF=0, SF=1 If (AL) = data8 then CF=0, ZF=1, SF=0	
	CMP AX, data16	Modify flags \leftarrow (AX) – data16	
		If (AX) > data16 then CF=0, ZF=0, SF=0 If (mem) < data16 then CF=1, ZF=0, SF=1 If (mem) = data16 then CF=0, ZF=1, SF=0	

Microprocessor Ins Royida A. Ibrahem	struction Set	
Ainayali 3.	3. Logical Instructions	
Mnemonics: AND, OF	R, XOR, TEST, SHR, SHL, RCR, RCL	
AND A, data		
AND AL, data8	$(AL) \leftarrow (AL) \& data8$	
AND AX, data16	$(AX) \leftarrow (AX) \& data16$	
AND reg/mem, data		
AND reg, data	$(reg) \leftarrow (reg) \& data$	
AND mem, data	$(mem) \leftarrow (mem) \& data$	

Instruction Set

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...

OR reg2/mem, reg1/mem	
OR reg2, reg1	$(reg2) \leftarrow (reg2) \mid (reg1)$
OR reg2, mem	$(reg2) \leftarrow (reg2) \mid (mem)$
OR mcm. reg1	$(\text{mem}) \leftarrow (\text{mem}) \mid (\text{reg1})$
	<u> </u>
OR reg/mem, data	
OR reg, data	$(reg) \leftarrow (reg) \mid data$
OR mem, data	$(mem) \leftarrow (mem) \mid data$
OR A, data	
OR AL, data8	$(AL) \leftarrow (AL) \mid data8$
OR AX, data16	$(AX) \leftarrow (AX) \mid data16$
κ.	

70

Instruction Set

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...

$(reg2) \leftarrow (reg2) \land (reg1)$
$(reg2) \leftarrow (reg2) \land (mem)$
(mem) \leftarrow (mem) $^{(reg1)}$

XOR reg, data (reg) ←	- (reg) ^ data
XOR mem, data (mem) •	← (mem) ^ data

XOR A, data	
XOR AL, data8	$(AL) \leftarrow (AL)^{\circ} data8$
XOR AX, data16	$(AX) \leftarrow (AX)^{\wedge} data16$

Instruction Set

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...

TEST reg2/mem, reg1/mem	
TEST reg2, reg1	Modify flags \leftarrow (reg2) & (reg1)
TEST reg2, mem	Modify flags \leftarrow (reg2) & (mem)
TEST mem, regl	Modify flags \leftarrow (mem) & (reg1)
	• · · · · · · · · · · · · · · · · · · ·
TEST reg/mem, data	·
TEST reg/mem, data TEST reg, data	Modify flags ← (reg) & data

TEST A, data	
TEST AL, data8	Modify flags \leftarrow (AL) & data8
TEST AX, data16	Modify flags \leftarrow (AX) & data16
Instruction Set

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...



Instruction Set

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...

SHL reg/mem or SAL reg/mem SHL reg or SAL reg

i) SHL reg, 1 or SAL reg, 1

ii) SHL reg, CL or SAL reg, CL

SHL mem or SAL mem

i) SHL mem, 1 or SAL mem, 1

ii) SHL mem, CL or SAL mem, CL

$$CF \leftarrow B_{MSD}; B_{n+1} \leftarrow B_n; B_{LSD} \leftarrow 0$$



Instruction Set

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...



Instruction Set

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...



Instruction Set

4. String Manipulation Instructions

- □ String : Sequence of bytes or words
- 8086 instruction set includes instruction for string movement, comparison, scan, load and store.
- **REP instruction prefix** : used to repeat execution of string instructions
- String instructions end with S or SB or SW.
 S represents string, SB string byte and SW string word.
- Offset or effective address of the source operand is stored in SI register and that of the destination operand is stored in DI register.
- Depending on the status of DF, SI and DI registers are automatically updated.
- **DF** = $0 \Rightarrow$ SI and DI are incremented by 1 for byte and 2 for word.
- **DF** = $1 \Rightarrow$ SI and DI are decremented by 1 for byte and 2 for word.

Instruction Set

4. String Manipulation Instructions

Mnemonics: **REP**, MOVS, CMPS, SCAS, LODS, STOS

REP	
REPZ/ REPE	While CX \neq 0 and ZF = 1, repeat execution of string instruction and (CX) \leftarrow (CX) $-$ 1
(Repeat CMPS or SCAS until ZF = 0)	
REPNZ/ REPNE	While CX \neq 0 and ZF = 0, repeat execution of string instruction and
(Repeat CMPS or SCAS until ZF = 1)	$(CX) \leftarrow (CX) - 1$

Instruction Set

4. String Manipulation Instructions Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

MOVS	
MOVSB	$MA = (DS) \times 16_{10} + (SI)$ $MA_{E} = (ES) \times 16_{10} + (DI)$
	$(MA_E) \leftarrow (MA)$
	If DF = 0, then (DI) \leftarrow (DI) + 1; (SI) \leftarrow (SI) + 1 If DF = 1, then (DI) \leftarrow (DI) - 1; (SI) \leftarrow (SI) - 1
MOVSW	$MA = (DS) \times 16_{10} + (SI)$ $MA_{E} = (ES) \times 16_{10} + (DI)$
	$(MA_{E} \; ; \; MA_{E} \; + \; 1) \leftarrow (MA; \; MA \; + \; 1)$
	If DF = 0, then (DI) \leftarrow (DI) + 2; (SI) \leftarrow (SI) + 2 If DF = 1, then (DI) \leftarrow (DI) - 2; (SI) \leftarrow (SI) - 2

Instruction Set

4. String Manipulation Instructions Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

Compare two string byte or string word

CMPS	
CMPSB	$MA = (DS) \times 16_{10} + (SI)$ $MA_{E} = (ES) \times 16_{10} + (DI)$
	Modify flags \leftarrow (MA) - (MA _E)
CMPSW	If (MA) > (MA _E), then CF = 0; ZF = 0; SF = 0 If (MA) < (MA _E), then CF = 1; ZF = 0; SF = 1 If (MA) = (MA _E), then CF = 0; ZF = 1; SF = 0
	For byte operationIf DF = 0, then (DI) \leftarrow (DI) + 1; (SI) \leftarrow (SI) + 1If DF = 1, then (DI) \leftarrow (DI) - 1; (SI) \leftarrow (SI) - 1
	For word operationIf DF = 0, then (DI) \leftarrow (DI) + 2; (SI) \leftarrow (SI) + 2If DF = 1, then (DI) \leftarrow (DI) - 2; (SI) \leftarrow (SI) - 2

Instruction Set

4. String Manipulation Instructions

Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

Scan (compare) a string byte or word with accumulator

SCAS	
SCASB	$MA_{E} = (ES) \times 16_{10} + (DI)$ Modify flags $\leftarrow (AL) - (MA_{E})$
	If (AL) > (MA _E), then CF = 0; ZF = 0; SF = 0 If (AL) < (MA _E), then CF = 1; ZF = 0; SF = 1 If (AL) = (MA _E), then CF = 0; ZF = 1; SF = 0
	If DF = 0, then (DI) \leftarrow (DI) + 1 If DF = 1, then (DI) \leftarrow (DI) - 1
SCASW	$MA_{E} = (ES) \times 16_{10} + (DI)$ Modify flags $\leftarrow (AL) - (MA_{E})$
	If $(AX) > (MA_E; MA_E + 1)$, then CF = 0; ZF = 0; SF = 0 If $(AX) < (MA_E; MA_E + 1)$, then CF = 1; ZF = 0; SF = 1 If $(AX) = (MA_E; MA_E + 1)$, then CF = 0; ZF = 1; SF = 0
	If DF = 0, then (DI) \leftarrow (DI) + 2 If DF = 1, then (DI) \leftarrow (DI) - 2

Instruction Set

4. String Manipulation Instructions

Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

Load string byte in to AL or string word in to AX

LODS	
LODSB	$MA = (DS) \times 16_{10} + (SI) (AL) \leftarrow (MA)$
	If DF = 0, then (SI) \leftarrow (SI) + 1 If DF = 1, then (SI) \leftarrow (SI) - 1
LODSW	$MA = (DS) \times 16_{10} + (SI)$ (AX) \leftarrow (MA; MA + 1)
	If DF = 0, then (SI) \leftarrow (SI) + 2 If DF = 1, then (SI) \leftarrow (SI) - 2

Instruction Set

4. String Manipulation Instructions

Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

Store byte from AL or word from AX in to string

STOS	
STOSB	$MA_{E} = (ES) \times 16_{10} + (DI)$ $(MA_{E}) \leftarrow (AL)$
	If DF = 0, then (DI) \leftarrow (DI) + 1 If DF = 1, then (DI) \leftarrow (DI) - 1
STOSW	$MA_{E} = (ES) \times 16_{10} + (DI) (MA_{E}; MA_{E} + 1) \leftarrow (AX)$
	If DF = 0, then (DI) \leftarrow (DI) + 2 If DF = 1, then (DI) \leftarrow (DI) - 2

Instruction Set

5. Processor Control Instructions

Mnemonics	Explanation
STC	Set $CF \leftarrow 1$
CLC	Clear CF ← 0
СМС	Complement carry $CF \leftarrow CF'$
STD	Set direction flag $DF \leftarrow 1$
CLD	Clear direction flag $DF \leftarrow 0$
STI	Set interrupt enable flag IF \leftarrow 1
CLI	Clear interrupt enable flag IF $\leftarrow 0$
NOP	No operation
HLT	Halt after interrupt is set
WAIT	Wait for TEST pin active
ESC opcode mem/ reg	Used to pass instruction to a coprocessor which shares the address and data bus with the 8086
LOCK	Lock bus during next instruction 84

Instruction Set

6. Control Transfer Instructions

- Transfer the control to a specific destination or target instruction
- Do not affect flags
- **B086** Unconditional transfers

Mnemonics	Explanation
CALL reg/ mem/ disp16	Call subroutine
RET	Return from subroutine
JMP reg/ mem/ disp8/ disp16	Unconditional jump

Instruction Set

6. Control Transfer Instructions

8086 signed conditional branch instructions 8086 unsigned conditional branch instructions

Checks flags

If conditions are true, the program control is transferred to the new memory location in the same segment by modifying the content of IP

Instruction Set

6. Control Transfer Instructions

8086 signed conditional branch instructions 8086 unsigned conditional branch instructions

Name	Alternate name	Name	Alternate name
JE disp8 Jump if equal	JZ disp8 Jump if result is 0	JE disp8 Jump if equal	JZ disp8 Jump if result is 0
JNE disp8 Jump if not equal	JNZ disp8 Jump if not zero	JNE disp8 Jump if not equal	JNZ disp8 Jump if not zero
JG disp8 Jump if greater	JNLE disp8 Jump if not less or equal	JA disp8 Jump if above	JNBE disp8 Jump if not below or equal
JGE disp8 Jump if greater than or equal	JNL disp8 Jump if not less	JAE disp8 Jump if above or equal	JNB disp8 Jump if not below
JL disp8 Jump if less than	JNGE disp8 Jump if not greater than or equal	JB disp8 Jump if below	JNAE disp8 Jump if not above or equal
JLE disp8 Jump if less than or equal	JNG disp8 Jump if not greater	JBE disp8 Jump if below or	JNA disp8 Jump if not above

Instruction Set

6. Control Transfer Instructions

0 8086 conditional branch instructions affecting individual flags

Mnemonics	Explanation
JC disp8	Jump if CF = 1
JNC disp8	Jump if CF = 0
JP disp8	Jump if PF = 1
JNP disp8	Jump if PF = 0
JO disp8	Jump if OF = 1
JNO disp8	Jump if OF = 0
JS disp8	Jump if SF = 1
JNS disp8	Jump if SF = 0
JZ disp8	Jump if result is zero, i.e, Z = 1
JNZ disp8	Jump if result is not zero, i.e, $Z = 1$

Assembler directives



Instructions to the Assembler regarding the program being executed.

- Control the generation of machine codes and organization of the program; but no machine codes are generated for assembler directives.
- Also called `pseudo instructions'
- Used to :
 - > specify the start and end of a program
 - > attach value to variables
 - > allocate storage locations to input/ output data
 - > define start and end of segments, procedures, macros etc...

Microprocessor Royida A. Ibrahem	Assemble Directives	
Alhayali		
DB	Define Byte	
DW	Define a byte type (8-bit) variable	
SEGMENT ENDS	Reserves specific amount of memory locations to each variable	
ASSUME	Range : 00 _H – FF _H for unsigned value; 00 – 7E for positive value and	
ORG	$80_{\rm H}$ – FF., for negative value	
END		
EVEN EQU	General form : variable DB value/ values	
PROC	Example	
ENDP	LIST DB 7FH, 42H, 35H	
SHORT	Three consecutive memory locations are reserved for the variable LIST and each data specified in the instruction are stored as initial value in the reserved	
MACRO	memory location	
ENDM	91	

Microprocessor Royida A. Ibrahem	Assemble Directives	
Alhayali		
DB	Define Word	
DW	Define a word type (16-bit) variable	
SEGMENT ENDS	Reserves two consecutive memory locations to each variable	
ASSUME	Range : 0000 _H – FFFF _H for unsigned value;	
ORG END	$8000_{H} - FFFF_{H}$ for negative value	
END EVEN EQU	General form : variable DW value/ values	
PROC FAR	Example:	
NEAR ENDP	ALIST DW 6512H, 0F251H, 0CDE2H	
SHORT	Six consecutive memory locations are reserved for the variable ALIST and each 16-bit data specified in the instruction is stored in two consecutive memory	
MACRO	location.	
ENDM	92	

Microprocessor Royida A. Ibrahem	Assemble Directive	es
Alhayali		
DB	SEGMENT : Used to a code (data (stack)	indicate the beginning of
DW	a coue/ uala/ slack	Seyment
	ENDS : Used to indic	cate the end of a code/
SEGMENT ENDS	data/ stack segmen	it
ASSUME	General form:	
ORG		
END	Segnam SEGMENT	
EVEN	-	
EQU		Program code
-		or
PROC		Data Defining Statements
FAR		
NEAR	•••	
ENDP	Segnam ENDS	
SHORT		
MACRO ENDM	User defined name of the segment	93

Microprocessor Royida A. Ibrahem	Assemble Directives				
Alhayali					
DB	 Informs the assembler the name of the program/ data segment that should be used for a specific segment. General form: 				
DW					
SEGMENT ENDS					
ASSUME	ASSUME segreg : segnam, , segreg : segnam				
OPG					
END	Segment Register User defined name of the segment				
EQU					
PROC	Example:				
FAR					
NEAR	ASSUME CS: ACODE, DS:ADATA	Tells the compiler that the instructions of the program are			
SHORT		stored in the segment ACODE and data are stored in the segment ADATA			
масро					
ENDM		94			

Microprocessor Royida A. Ibrahem	Assemble Dir	rectives
Alhayali DB DW SEGMENT ENDS ASSUME	 ORG (Origin) i (Effective add END is used to after END will EVEN : Inform data segment EQU (Equate) 	is used to assign the starting address ress) for a program/ data segment o terminate a program; statements be ignored as the assembler to store program/ starting from an even address is used to attach a value to a variable
ORG END EVEN	Examples: ORG 1000H	Informs the assembler that the statements
EQU		memory starting with effective address
FAR NEAR ENDP	LOOP EQU 10FEH	Value of variable LOOP is 10FE _H
SHORT	_SDATA SEGMENT ORG 1200H A DB 4CH	In this data segment, effective address of memory location assigned to A will be $1200_{\rm H}$ and that of B will be $1202_{\rm H}$ and $1203_{\rm H}$.
MACRO ENDM	EVEN B DW 1052H SDATA ENDS	



Microprocessor Royida A. Ibrahem	Assemble Directives			
Alhayali DB	Examples:			
DW				
SEGMENT ENDS	ADD64 PROC NEAR	The subroutine/ procedure named ADD64 is declared as NEAR and so the assembler will code the CALL and RET instructions involved		
ASSUME		in this procedure as near call and return		
ORG END EVEN	RET ADD64 ENDP			
EQU	CONVERT PROC FAR	The subroutine/ procedure named CONVERT is declared as FAR and so the assembler will		
PROC ENDP FAR	···· ···	code the CALL and RET instructions involved in this procedure as far call and return		
NEAR	RET CONVERT ENDP			
SHORT				
MACRO FNDM		97		

Microprocessor Royida A. Ibrahem	Assemble Directives						
Alhayali DB	I	Reserves one memory location for 8-bit signed displacement in jump instructions					
DW							
SEGMENT ENDS		Example:					
ASSUME		JMP SHORT AHEAD	The directive will reserv memory location for	e one 8-bit			
ORG			displacement named AHEAD				
END EVEN EQU							
PROC							
ENDP							
FAR NEAR							
SHORT							
MACRO ENDM				98			

Microprocessor Royida A. Ibrahem	Assemble Directiv	/es			
Alhayali					
DB	MACRO Indicate the beginning of a macro				
DW	ENDM End of a macro				
SEGMENT ENDS	General form:				
ASSUME	macroname MACRO[Ar	g1, Arg2]	Program		
ORG			statements in		
END			the macro		
EVEN					
EQU	macroname ENDM				
PROC					
ENDP					
	User defined name of				
NEAK	the macro				
SHORT					
MACRO					

ENDM

Unit II

8086 Microprocessor (19 Hrs)

The Intel 8086 - architecture - MN/MX modes - 8086 addressing modes - instruction set- instruction format - assembler directives and operators - Programming with 8086 - interfacing memory and I/O ports - Comparison of 8086 and 8088 - Coprocessors - Intel 8087 - Familiarisation with Debug utility.

Interfacing memory and i/o ports



databases, permanent programs etc. 102

Memory organization in 8086

- Memory IC's : Byte oriented
- **8086 : 16-bit**
- Word : Stored by two consecutive memory locations; for LSB and MSB
- Address of word : Address of LSB
- Bank 0 : A₀ = 0 ⇒ Even addressed memory bank

Bank 1 : \overline{BHE} = 0 \Rightarrow Odd addressed memory bank

D₁₅ D D_8 D_7 BHE A_0 CS o CS A_{19} A₁₉ A₀ A_0 Address Bus Even Odd Addressed Addressed Memory Memory Bank Bank

Data Bus $(D_0 - D_{15})$

Mic Royi	croprocessor da A. Ibrahem Albavali	Memory or Data Bus (·gani : D ₀ - D ₁₅)	n in 8086	
	Amayan	$ \begin{array}{c c} D_{15} & D_8 \\ \hline BHE \\ \hline CS \\ \hline A_0 & A_{19} \\ \end{array} $	D ₇ A ₀ - CS A		
		Address Bus Odd Addressed Memory Bank	A	Even ddressed Memory Bank	
	Operation		BHE	A ₀	Data Lines Used
1	Read/ Write byte a	at an even address	1	0	$D_7 - D_0$
2	Read/ Write byte at an odd address		0	1	D ₁₅ - D ₈
3	Read/ Write word at an even address		0	0	D ₁₅ - D ₀
4	Read/ Write word	Read/ Write word at an odd address		1	$D_{15} - D_0$ in first operation byte from odd bank is transferred
			1	0	$D_7 - D_0$ in first operation byte from odd bank is transferred

Memory organization in 8086

- Available memory space = EPROM + RAM
- Allot equal address space in odd and even bank for both EPROM and RAM
- Can be implemented in two IC's (one for even and other for odd) or in multiple IC's

Interfacing SRAM and EPROM

Memory interface The set of semiconductor memory IC chip

- **EPROM** \Rightarrow **Read** operations
- **RAM** \Rightarrow **Read and Write**

In order to perform read/ write operations,

- Memory access time < read / write time of the processor
- Chip Select (CS) signal has to be generated
- Control signals for read / write operations
- Allot address for each memory location

Interfacing SRAM and EPROM

Typical Semiconductor IC Chip





No of Address pins	Me	Range of address in		
	In Decimal	In kilo	In hexa	hexa
20	2 ²⁰ = 10,48,576	1024 k = 1M	100000	00000 to FFFFF

Interfacing SRAM and EPROM

Memory map of 8086



RAM are mapped at the beginning; 00000H is allotted to RAM
Interfacing SRAM and EPROM

Microprocessor Royida A. Ibrahem Alhayali

Monitor Programs

- ⇒ Programing 8279 for keyboard scanning and display refreshing
- ⇒ Programming peripheral IC's 8259, 8257, 8255, 8251, 8254 etc
- \Rightarrow Initialization of stack
- ⇒ Display a message on display (output)
- ⇒ Initializing interrupt vector table

Note :	8279	Programmable keyboard/ display controller
	8257	DMA controller
	8259	Programmable interrupt controller
	8255	Programmable peripheral interface

Interfacing I/O and peripheral devices

I/O devices

- ⇒ For communication between microprocessor and outside world
- ⇒ Keyboards, CRT displays, Printers, Compact Discs etc.



8086 and 8088 comparison

Memory mapping	I/O mapping	
20 bit address are provided for I/O devices	8-bit or 16-bit addresses are provided for I/O devices	
The I/O ports or peripherals can be treated like memory locations and so all instructions related to memory can be used for data transmission between I/O device and processor	Only IN and OUT instructions can be used for data transfer between I/O device and processor	
Data can be moved from any register to ports and vice versa	Data transfer takes place only between accumulator and ports	
When memory mapping is used for I/O devices, full memory address space cannot be used for addressing memory.	Full memory space can be used for addressing memory. ⇒ Suitable for systems which require large memory capacity	
⇒ Useful only for small systems where memory requirement is less		
For accessing the memory mapped devices, the processor executes memory read or write cycle.	For accessing the I/O mapped devices, the processor executes I/O read or write cycle.	
\Rightarrow M / $\overline{10}$ is asserted high	\Rightarrow M / $\overline{10}$ is asserted low	11:

8086 and 8088 comparison

8086	8088			
Similar EU and Instruction set ; dissimilar BIU				
16-bit Data bus lines obtained by demultiplexing AD ₀ – AD ₁₅	8-bit Data bus lines obtained by demultiplexing AD ₀ – AD ₇			
20-bit address bus	8-bit address bus			
Two banks of memory each of 512 kb	Single memory bank			
6-bit instruction queue	4-bit instruction queue			
Clock speeds: 5 / 8 / 10 MHz	5 / 8 MHz			
In MIN mode, pin 28 is assigned the signal M / 10	In MIN mode, pin 28 is assigned the signal IO / $\overline{\mathrm{M}}$			
To access higher byte, BHE signal is used	No such signal required, since the data width is only 1-byte			

-

8087 Coprocessor

Co-processor – Intel 8087

Multiprocessor system

- A microprocessor system comprising of two or more processors
- Distributed processing: Entire task is divided in to subtasks

Advantages

- Better system throughput by having more than one processor
- Each processor have a local bus to access local memory or I/O devices so that a greater degree of parallel processing can be achieved
- System structure is more flexible. One can easily add or remove modules to change the system configuration without affecting the other modules in the system

Microprocessor Royida A. Ibrahem	Co-processor – Intel 8087	
Alhayali		
8087 coprocessor	Specially designed to take care of mathematical calculations involving integer and floating point data	
	"Math coprocessor" or "Numeric Data Processor (NDP)"	

Works in parallel with a 8086 in the maximum mode

Features

- 1) Can operate on data of the integer, decimal and real types with lengths ranging from 2 to 10 bytes
- 2) Instruction set involves square root, exponential, tangent etc. in addition to addition, subtraction, multiplication and division.
- 3) High performance numeric data processor \Rightarrow it can multiply two 64-bit real numbers in about 27µs and calculate square root in about 36 µs
- 4) Follows IEEE floating point standard
- 5) It is multi bus compatible

Co-processor – Intel 8087



- 16 multiplexed address / data pins and 4 multiplexed address / status pins
- Hence it can have 16-bit external data bus and 20-bit external address bus like 8086
- Processor clock, ready and reset signals are applied as clock, ready and reset signals for coprocessor



Co-processor – Intel 8087

BUSY

- BUSY signal from 8087 is connected to the TEST input of 8086
- If the 8086 needs the result of some computation that the 8087 is doing before it can execute the next instruction in the program, a user can tell 8086 with a WAIT instruction to keep looking at its TEST pin until it finds the pin low
- A low on the BUSY output indicates that the 8087 has completed the computation



\overline{RQ} / $\overline{GT_0}$

Co-processor – Intel 8087

The request / grant signal from the 8087 is usually connected to the request / grant (RQ / GT₀ or RQ / GT₁) pin of the 8086

 $\overline{\mathrm{RQ}}$ / $\overline{\mathrm{GT}_1}$

The request / grant signal from the 8087 is usually connected to the request / grant pin of the independent processor such as 8089

Co-processor – Intel 8087



INT

- The interrupt pin is connected to the interrupt management logic.
- The 8087 can interrupt the 8086 through this interrupt management logic at the time error condition exists

Co-processor – Intel 8087

Microprocessor Royida A. Ibrahem Alhayali





$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	Status
1	0	0	Unused
1	0	1	Read memory
1	1	0	Write memory
1	1	1	Passive

 $QS_0 - QS_1$

QS ₀	QS_1	Status
0	0	No operation
0	1	First byte of opcode from queue
1	0	Queue empty
1	1	Subsequent byte of opcode from queue



