University Of Diyala College Of Engineering Department of Computer Engineering



1

Digital System Design II Microprogramming II-Part2

Dr. Yasir Al-Zubaidi Third stage 2021





- Instructions are stored in RAM or ROM as a program, the addresses for instructions are provided by a program counter (PC)
 - Count up or load a new address
 - The PC and associated control logic are part of the Control Unit
- A typical instruction specifies:
 - Operands to use
 - Operation to be performed
 - Where to place the result, or which instruction to execute next
- Executing an instruction
 - Activate the necessary sequence of operations specified by the instruction
 - Be controlled by the control unit and performed in:
 - datapath
 - control unit
 - external hardware such as memory or input/output













15		9	8 6	5	3	2 0	
	Opcode		Address (AD) (Left)		Source reg- ister A (SA)	Address (AD) (Right))



- This instruction supports changes in the sequence of instruction execution by adding an extended, 6-bit, signed 2's-complement address offset to the PC value
- The SA field: permits jumps and branches on N or Z based on the contents of Source register A
- The Address (AD) field (6-bit) replaces the DR and SB fields
 - Example: Suppose that a jump for the Opcode and the PC contains 45 (0...0101101) and AD contains – 12 (110100). Then the new PC value will be:

0...0101101 + (1...110100) = 0...0100001 (i.e., 45 + (-12) = 33)

ISA: Instruction Specifications								
Instruction	Opcode	Mnemonic	Format	Description	Bits			
Move A	0000000	MOVA	RD,RA	$R[DR] \leftarrow R[SA]$	N, Z			
Increment	0000001	INC	RD,RA	$R[DR] \leftarrow R[SA] + 1$	N, Z			
Add	0000010	ADD	RD,RA,RB	$R[DR] \leftarrow R[SA] + R[SB]$	N, Z			
Subtract	0000101	SUB	RD,RA,RB	$R[DR] \leftarrow R[SA] - R[SB]$	N, Z			
Decrement	0000110	DEC	RD,RA	$R[DR] \leftarrow R[SA] - 1$	N, Z			
AND	0001000	AND	RD,RA,RB	$R[DR] \leftarrow R[SA] \land R[SB]$	N, Z			
OR	0001001	OR	RD,RA,RB	$R[DR] \leftarrow R[SA] \lor R[SB]$	N, Z			
Exclusive OR	0001010	XOR	RD,RA,RB	$R[DR] \leftarrow R[SA] \oplus R[SB]$	N, Z			
NOT	0001011	NOT	RD,RA	$R[DR] \leftarrow \overline{R[SA]}$	N, Z			
Move B	0001100	MOVB	RD,RB	$R[DR] \leftarrow R[SB]$				
Shift Right	0001101	SHR	RD,RB	$R[DR] \leftarrow sr R[SB]$				
Shift Left	0001110	SHL	RD,RB	$R[DR] \leftarrow sl R[SB]$				
Load Immediate	1001100	LDI	RD, OP	$R[DR] \leftarrow zf OP$				
Add Immediate	1000010	ADI	RD,RA,OP	$R[DR] \leftarrow R[SA] + zf OP$				
Load	0010000	LD	RD,RA	$R[DR] \leftarrow M[R[SA]]$				
Store	0100000	ST	RA,RB	$M[R[SA]] \leftarrow R[SB]$				
Branch on Zero	1100000	BRZ	RA,AD	if $(R[SA] = 0) PC \leftarrow PC + se A$	D			
Branch on Negative	1100001	BRN	RA,AD	if $(R[SA] < 0) PC \leftarrow PC + se A$	D			
Jump	1110000	JMP	RA	$PC \leftarrow R[SA]$				

ISA:Example Instructions and Data in Memory

Memory Representation of Instruction and Data

Decimal Ad dress	Memory Contents	Decimal Opcode	Other Field	Operation				
25	0000101 001 010 011	5 (Subtract)	DR:1, SA:2, SB:3	R1 ← R2 - R3				
35	0100000 000 100 101	32 (Store)	SA:4, SB:5	M[R4] ← R5				
45	1000010 010 111 011	66 (Add Im mediate)	DR: 2, SA :7, OP :3	R2 ← R7 +3				
55	1100000 101 110 100	96 (Branch on Zero)	AD: 44, SA:6	If R6 = 0, PC ← PC − 20				
70	000000 00110 0 000	Data = 192. A Data = 80.	ata = 192. After execution of instruction in ata = 80.					



The Control Unit

 Datapath: the Data Memory has been attached to the Address Out, Data Out, and Data In lines of the Datapath.

Control Unit:

- The MW input to the Data Memory is the Memory Write signal from the Control Unit.
- The Instruction Memory address input is provided by the PC and its instruction output feeds the Instruction Decoder.
- Zero-filled IR(2:0) becomes Constant In
- Extended IR(8:6) || IR(2:0) and Bus A are address inputs to the PC.
- The PC is controlled by Branch Control logic



 PC function is based on instruction specifications involving jumps and branches:

Branch on Zero	BRZ	if (R[SA] = 0) PC \leftarrow	PC + seAD
Branch on Negative	BRN	if (R[SA] < 0) PC \leftarrow	PC + se A D
Jump	JMP	PC ← R[SA]	

- The first two transfers require addition to the PC of:
 - Address Offset = Extended IR(8:6) || IR(2:0)
- The third transfer requires that the PC be loaded with:
 - Jump Address = Bus A = R[SA]
- In addition to the above register transfers, the PC must implement the counting function:

• PC ← PC + 1





Instruction Decoder (Contd.)

Truth Table for Instruction Decoder Logic

	Instruction Bits				Control Word Bits						
Instruction Function Type	15	5 14	13	9	MB	MD	RW	MW	PL	JB	BC
1. Function unit operations using registers	0	0	0	X	0	0	1	0	0	X	X
2. Memory read	0	0	1	X	0	1	1	0	0	X	X
3. Memory write	0	1	0	X	0	X	0	1	0	X	X
4. Function unit operations using register and constant	1	0	0	X	1	0	1	0	0	X	X
5. Conditional branch on zero (Z)	1	1	0	0	X	X	0	0	1	0	0
6. Conditional branch on negative	1	1	0	1	X	X	0	0	1	0	1
(N) 7. Unconditional Jump	1	1	1	X	X	X	0	0	1	1	X





Example Instruction Execution

Six Instructions for the Sirgle-Cycle Computer

Operation	Symb	ol ic									
code	name	Fo rma t	Description	Func tion	MB	MD	RW	MW	PL	JB	BC
1000 010	ADI	Imme diate	A dd immediate operand	$R[DR] \leftarrow R[SA] + zf I(2:0)$	1	0	1	0	0	0	0
0010 000	LD	Register	Load mem ory content in to register	R[DR] ← MR[[SA]]	0	1	1	0	0	1	0
0100 000	ST	Register	Store re gister conten t in memory	M [R [SA]] ← R [SB]	0	1	0	1	0	0	0
0001 110	SL	Register	Shift left	R[DR] ← sl R [SB]	0	0	1	0	0	1	0
0001 011	NOT	Register	Comple ment register	R [DR] ← R[SA]	0	0	1	0	0	0	1
1100 000	BRZ	Jump/Branch	If R [SA] = 0, bra to PC + se AD	anch If R[SA] = 0, $PC \leftarrow PC + se AD$, If R[SA] $\neq 0, PC \leftarrow PC +$	1	0	0	0	1	0	0

 Decoding, control inputs and paths shown for ADI, LD and BRZ on next 6 slides

Decoding for ADI





Decoding for LD



Control word



Decoding for BRZ



Control word





University Of Diyala College Of Engineering Department of Computer Engineering



Digital System Design II Microprogramming III

Dr. Yasir Al-Zubaidi

Third stage

2019

Single-Cycle Computer Issues

- Shortcoming of Single Cycle Design
 - Complexity of instructions executable in a single cycle is limited
 - Accessing both an instruction and data from a simple single memory impossible
 - A long worst case delay path limits clock frequency and the rate of performing instructions
- Handling of Shortcomings
 - The first two shortcomings can be handled by the multiplecycle computer
 - The third shortcoming is dealt with by using a technique called pipelining described in later lectures

Multiple-Cycle Computer

- Converting the single-cycle computer into a multiple-cycle computer involves:
 - Modifications to the datapath/memory
 - Modification to the control unit
 - Design of a multiple-cycle hardwired control





Datapath Modifications (Continued)

- Additional registers needed to hold operands between cycles
 - Add 8 temporary storage registers to the Register File
 - Register File becomes 16 x 16
 - Addresses to Register File increase from 3 to 4 bits
 - Register File addresses come from:
 - The instruction for the Storage Resource registers (0 to 7)
 - The control word for the Temporary Storage registers (8 to 15)
 - Add Register Address Logic to the Register File to select the register address sources
 - Three new control fields for register address source selection and temporary storage addressing: DX, AX, BX



Control Unit Modifications

- Must hold instruction over the multiple cycles to draw on instruction information throughout instruction execution
 - Requires an Instruction Register (IR) to hold the instruction
 - Load control signal IL
 - Requires the addition of a "hold" operation to the PC since it only counts up to obtain a new instruction
 - New encoding for the PC operations uses 2 bits


Sequential Control Design

- To control microoperations over multiple cycles, a Sequential Control replaces the Instruction Decoder
 - Input: Opcode, Status Bits, Control State
 - Output:
 - Control Word (Modified Datapath Control part)
 - Next State: Control Word (New Sequencing Control part)
 - Consists of:
 - Register to store the Control State
 - Combinational Logic to generate the Control Word (both sequencing and datapath control parts)
 - The Combinational Logic is quite complex so we assume that it is implemented by using a PLA or synthesized logic and focus on ASM level design



Control Word

27	24	23 22	221	20 17	16 13	12	98	87		43	2	10
	NS	PS	I L	DX	AX	BX]	M B	FS	M D	R W	M M W
	Sequen	cing				Datap	at	h				

- Datapath part: field MM added, and fields DX, AX, and BX replace DA, AA, and BA, respectively
 - If the MSB of a field is 0, e.g., AX = 0XXX, then AA is 0 concatenated with SA (3bits) field in the IR
 - If the MSB of a field is 1, e. g. AX = 1011, then AA = 1011
- Sequencing part:
 - IL controls the loading of the IR
 - PS controls the operations of the PC
 - NS gives the next state of the Control State register
 - E.g., NS is 4 bits, the length of the Control State register 16 states are viewed as adequate for this design

Encoding for Datapath Control

DX	AX	BX	Code	MB	Code	FS	Code	MD	RW	MM	MW	Cod
<i>R</i> [DR]	<i>R</i> [SA]	<i>R</i> [SB]	0XXX	Register	0	$F \leftarrow A$	0000	FnUt	No write	Address Out	No write	0
R 8	R 8	R 8	1000	Constan	t 1	$F \leftarrow A + 1$	0001	Data In	Write	PC	Write	1
R9	R 9	R9	1001			$F \leftarrow A + B$	0010					
R10	<i>R</i> 10	<i>R</i> 10	1010			Unused	0011					
<i>R</i> 11	<i>R</i> 11	<i>R</i> 11	1011			Unused	0100					
R12	<i>R</i> 12	<i>R</i> 12	1100			$F \leftarrow A + \overline{B} + 1$	0101					
R13	<i>R</i> 13	<i>R</i> 13	1101			$F \leftarrow A - 1$	0110					
R 14	<i>R</i> 14	<i>R</i> 14	1110			Unused	0111					
R15	<i>R</i> 15	<i>R</i> 15	1111			$F \leftarrow A \land B$	1000					
						$F \leftarrow A \lor B$	1001					
						$F \leftarrow A \oplus B$	1010					
						$F \leftarrow \overline{A}$	1011					
						$F \leftarrow B$	1100					
						F ← sr B	1101					
						$F \leftarrow \mathrm{sl} B$	1110					
						Unused	1111					

Encoding for Sequencing Control

NS	PS		IL					
Next State	Action	Code	Action	Code				
Gives next state of Control State Register	Hold PC Inc PC Branch Jump	00 01 10 11	No load Load instr.	0 1				

ASM Charts for Sequential Control

- An instruction requires two steps:
 - Instruction fetch obtaining an instruction from memory
 - Instruction execution the execution of a sequence of microoperations to perform instruction processing
 - Due to the use of the IR, these two steps require a minimum of two clock cycles
- ISA: Instruction Specifications and ASM charts for the instructions (that all require two clock cycles)
 - A vector decision box is used for the opcode
 - Scalar decision boxes are used for the status bits

ISA: Instruction Specifications (for reference)

Instruction	Opcode	Mnemonic	Format	Description	Status Bits
Move A	0000000	MOVA	RD,RA	$R[DR] \leftarrow R[SA]$	N, Z
Increment	0000001	INC	RD,RA	$R[DR] \leftarrow R[SA] + 1$	N, Z
Add	0000010	ADD	RD,RA,RB	$R[DR] \leftarrow R[SA] + R[SB]$	N, Z
Subtract	0000101	SUB	RD,RA,RB	$R[DR] \leftarrow R[SA] - R[SB]$	N, Z
Decrement	0000110	DEC	RD,RA	$R[DR] \leftarrow R[SA] - 1$	N, Z
AND	0001000	AND	RD,RA,RB	$R[DR] \leftarrow R[SA] \land R[SB]$	N, Z
OR	0001001	OR	RD,RA,RB	$R[DR] \leftarrow R[SA] \lor R[SB]$	N, Z
Exclusive OR	0001010	XOR	RD,RA,RB	$R[DR] \leftarrow R[SA] \oplus R[SB]$	N, Z
NOT	0001011	NOT	RD,RA	$R[DR] \leftarrow \overline{R[SA]}$	N, Z

The Armonthease Construction of the All and Compared and Development and Devel



ISA: Instruction Specifications (for reference)

Instruction Specifications for the Simple Computer - Part 2 Instruction Opcode Mnemonic Format Description Move B 0001100 MOVB RD,RB R[DR] ← R[SB] Shift Right 0001101 SHR RD,RB R[DR] ← sr R[SB] Shift Right 0001110 SHR RD,RB R[DR] ← sr R[SB]

Status

Bits



State Table for 2-Cycle Instructions

- 1	Input	s	Nort					Output	s							
State	Opcode	VCNZ	st ate	I L	P S	DX	AX	BX	M B	FS	M D	R W	M M	M W		Comme nts
INF	XXXXXXX	XXXX	EX0	1	00	xxxx	xxxx	xxx	х	xxx	х	0	1	0		$IR \leftarrow M[PC]$
EX0	0000000	XXXX	INF	0	01	0XXX	0XXX	XXXX	х	0000	0	1	х	0	MOVA	$R[DR] \leftarrow R[SA]^*$
EX0	0000001	XXXX	INF	0	01	0XXX	0XXX	XXXX	Х	0001	0	1	Х	0	INC	$R[DR] \leftarrow R[SA] + 1^*$
EX0	0000010	XXXX	INF	0	01	0XXX	0XXX	0XXX	0	0010	0	1	Х	0	ADD	$R[DR] \leftarrow R[SA] + R[SB]^*$
EX0	0000101	XXXX	INF	0	01	0XXX	0XXX	0XXX	0	0101	0	1	Х	0	SUB	$R[DR\} \leftarrow R[SA] + \overline{R[SB]} + 1*$
EX0	0000110	XXXX	INF	0	01	0XXX	0XXX	XXXX	х	0110	0	1	х	0	DEC	$R[DR] \leftarrow R[SA] + (-1)^*$
EX0	0001000	XXXX	INF	0	01	0XXX	0XXX	0XXX	0	1000	0	1	х	0	AND	$R[DR] \leftarrow R[SA] \land R[SB]^*$
EX0	0001001	XXXX	INF	0	01	0XXX	0XXX	0XXX	0	1001	0	1	х	0	OR	$R[DR] \leftarrow R[SA] \lor R[SB]^*$
EX0	0001010	XXXX	INF	0	01	0XXX	0XXX	0XXX	0	1010	0	1	Х	0	XOR	$R[DR] \leftarrow R[SA] \oplus R[SB]^*$
EX0	0001011	XXXX	INF	0	01	0XXX	0XXX	xxx	х	1011	0	1	х	0	NOT	$R[DR] \leftarrow \overline{R[SA]} *$
EX0	0001100	XXXX	INF	0	01	0XXX	XXXX	0XXX	0	1100	0	1	х	0	MOVB	$R[DR] \leftarrow R[SB]^*$
EX0	0010000	XXXX	INF	0	01	0XXX	0XXX	XXXX	х	XXXX	1	1	0	0	LD	$R[DR] \leftarrow M[R[SA]]^*$
EX0	0100000	XXXX	INF	0	01	XXXX	0XXX	0XXX	0	xxx	х	0	0	1	ST	$M[R[SA]] \leftarrow R[SB]^*$
EX0	1001100	XXXX	INF	0	01	0XXX	xxx	xxx	1	1100	0	1	0	0	LDI	$R[DR] \leftarrow zf OP^*$
EX0	1000010	XXXX	INF	0	01	0XXX	0XXX	xxx	1	0010	0	1	0	0	ADI	$R[DR] \leftarrow R[SA] + zf OP^*$
EX0	1100000	XXX1	INF	0	10	xxxx	0XXX	xxx	х	0000	х	0	0	0	BRZ	$PC \leftarrow PC + se AD$
EX0	1100000	XXX0	INF	0	01	xxxx	0XXX	xxx	х	0000	х	0	0	0	BRZ	$PC \leftarrow PC + 1$
EX0	1100001	XXIX	INF	0	10	xxxx	0XXX	xxx	х	0000	х	0	0	0	BRN	$PC \leftarrow PC + se AD$
EX0	1100001	XX0X	INF	0	01	xxxx	0XXX	xxx	х	0000	х	0	0	0	BRN	$PC \leftarrow PC + 1$
EX0	1110000	XXXX	INF	0	11	XXXX	0XXX	XXXX	х	0000	х	0	0	0	JMP	$PC \leftarrow R[SA]$

* For this state and input combinations, PC \leftarrow PC+1 also occurs

3-Process ASM VHDL Code

```
entity controller is
  Port ( opcode : in std_logic_vector(6 downto 0);
      reset, clk : in std logic;
      zero, negative : in std_logic;
      IL, MB, MD, MM, RW, MW : out std logic;
      PS : out std logic vector(1 downto 0);
      DX, AX, BX, FS : out std logic vector(3 downto 0);
);
end controller;
architecture Behavioral of controller is
 type state type is (RES, FTH, EX);
 signal cur state, next state : state type;
begin
           state register:process(clk, reset)
           begin
                      if(reset='1') then
                                 cur state<=RES;
                      elsif (clk'event and clk='1') then
                                 cur state<=next state;
                      end if;
           end process;
```

3-Process ASM VHDL Code

```
out_func: process (cur_state, opcode, zero, negative)
begin
(IL,PS, MB, FS, MD, RW, MW, MM) <= std_logic_vector'(0x"000");
FS<="0000";
case cur_state is
when RES =>
next_state <= FTH;
when FTH =>
-- set the control vector values
next_state <= EXE;
when EXE =>
case opcde is:
when "0000000" +>
```

end process;

End Behavioral;



State Table For Multiple Bits Right Shift

	Inpu	Mont	Outputs											_			
State	Opcode	VCNZ	state	I L	PS	DX	AX	BX	MB	FS	MD	RW	MM	M W		Comments	
EX0	0001101	XXX0	EX1	0	00	1000	0XXX	xxxx	Х	0000	0	1	х	0	SRM	R8←R[SA], Z : →EX1	
EX0	0001101	XXX1	INF	0	01	1000	0XXX	XXXX	х	0000	0	1	Х	0	SRM	R8←R[SA],Z:→INF*	
EX1	0001101	XXX0	EX2	0	00	1001	XXXX	XXXX	1	1100	0	1	Х	0	SRM	$R9 \leftarrow zf OP, \overline{Z} : \rightarrow EX2$	
EX1	0001101	XXX1	INF	0	01	1001	XXXX	XXXX	1	1100	0	1	Х	0	SRM	R9←zf OP,Z:→INF*	
EX2	0001101	XXXX	EX3	0	00	1000	XXXX	1000	0	1101	0	1	Х	0	SRM	$R8 \leftarrow sr R8, \rightarrow EX3$	
EX3	0001101	XXX0	EX2	0	00	1001	1001	XXXX	х	0110	0	1	Х	0	SRM	$R9 \leftarrow R9 - 1, \overline{Z} : \rightarrow EX2$	
EX3	0001101	XXX1	EX4	0	00	1001	1001	XXXX	х	0110	0	1	Х	0	SRM	$R9 \leftarrow R9 - 1,Z: \rightarrow EX4$	
EX4	0001101	XXXX	INF	0	01	0XXX	1000	XXXX	Х	0000	0	1	х	0	SRM	$R[DR] \leftarrow R8, \rightarrow INF^*$	

* For this state and input combinations, PC \leftarrow PC+1 also occurs

University Of Diyala College Of Engineering Department of Computer Engineering



1

Digital System Design II Asynchronous Sequential Logic

Dr. Yasir Al-Zubaidi Third stage 2021

Outline

Asynchronous Sequential Circuits

- Analysis Procedure
- Circuits with Latches
- Design Procedure
- Reduction of State and Flow Tables
- Race-Free State Assignment
- Hazards
- Design Example



- Consist of a combinational circuit to which storage elements are connected to form a feedback path
- Specified by a time sequence of inputs, outputs, and internal states
- Two types of sequential circuits:
 - Synchronous





Why Asynchronous Circuits ?

- Used when speed of operation is important
 - Response quickly without waiting for a clock pulse
- Used in small independent systems
 - Only a few components are required
- Used when the input signals may change independently of internal clock
 - Asynchronous in nature
- Used in the communication between two units that have their own independent clocks
 - Must be done in an asynchronous fashion

Definitions of Asyn. Circuits

- Inputs / Outputs
- Delay elements:
 - Only a short term memory
 - May not really exist due to original gate delay
- Secondary variable:
 - Current state (small y)
- Excitation variable:
 - Next state (big Y)
 - Have some delay in response to input changes



Operational Mode

- Steady-state condition:
 - Current states and next states are the same
 - Difference between Y and y will cause a transition
- Fundamental mode:
 - No simultaneous changes of two or more variables
 - The time between two input changes must be longer than the time it takes the circuit to a stable state
 - The input signals change one at a time and only when the circuit is in a stable condition

Outline

- Asynchronous Sequential Circuits
- Analysis Procedure
- Circuits with Latches
- Design Procedure
- Reduction of State and Flow Tables
- Race-Free State Assignment
- Hazards
- Design Example

Transition Table

- Transition table is useful to analyze an asynchronous circuit from the circuit diagram
- Procedure to obtain transition table:
 - 1. Determine all feedback loops in the circuits
 - 2. Mark the input (y_i) and output (Y_i) of each feedback loop
 - 3. Derive the Boolean functions of all Y's
 - 4. Plot each Y function in a map and combine all maps into one table
 - 5. Circle those values of Y in each square that are equal to the value of y in the same row











Race-Free State Assignment

- Race can be avoided by proper state assignment
 - Direct the circuit through intermediate unstable states with a unique state-variable change
 - It is said to have a cycle
- Must ensure that a cycle will terminate with a stable state
 - Otherwise, the circuit will keep going in unstable states
- More details will be discussed in Section 9-6



Stability Check Asynchronous sequential circuits may oscillate between unstable states due to the feedback Must check for stability to ensure proper operations Can be easily checked from the transition table ■ Any column has no stable states → unstable Ex: when x₁x₂=11 in Fig. 9-9(b), Y and y are never the same $\mathbf{Y} = \mathbf{x}_1' \mathbf{x}_2 + \mathbf{x}_2 \mathbf{y}'$ $x_1 x_2$ 01 11 10 00 у 0 0 1 0 1 Y x_1 1 1 0 0 0 X2 (a) Logic diagram (b) Transition table 9-16

Outline

- Asynchronous Sequential Circuits
- Analysis Procedure
- Circuits with Latches
- Design Procedure
- Reduction of State and Flow Tables
- Race-Free State Assignment
- Hazards
- Design Example

Latches in Asynchronous Circuits

- The traditional configuration of asynchronous circuits is using one or more feedback loops
 - No real delay elements
- It is more convenient to employ the SR latch as a memory element in asynchronous circuits
 - Produce an orderly pattern in the logic diagram with the memory elements clearly visible
- SR latch is also an asynchronous circuit
 - Will be analyzed first using the method for asynchronous circuits





Analysis Procedure

- Procedure to analyze an asynchronous sequential circuits with SR latches:
 - 1. Label each latch output with Y_i and its external feedback path (if any) with y_i
 - 2. Derive the Boolean functions for each S_i and R_i
 - 3. Check whether SR=0 (NOR latch) or S'R'=0 (NAND latch) is satisfied
 - 4. Evaluate Y=S+R'y (NOR latch) or Y=S'+Ry (NAND latch)
 - 5. Construct the transition table for $Y = Y_1Y_2...Y_k$
 - 6. Circle all stable states where Y=y


Implementation Procedure

- Procedure to implement an asynchronous sequential circuits with SR latches:
 - 1. Given a transition table that specifies the excitation function $Y = Y_1 Y_2 \dots Y_k$, derive a pair of maps for each S_i and R_i using the latch excitation table
 - 2. Derive the Boolean functions for each S_i and R_i (do not to make Si and Ri equal to 1 in the same minterm square)
 - 3. Draw the logic diagram using *k* latches together with the gates required to generate the S and R (for NAND latch, use the complemented values in step 2)



Debounce Circuit

- Mechanical switches are often used to generate binary signals to a digital circuit
 - It may vibrate or bounce several times before going to a final rest
 - Cause the signal to oscillate between 1 and 0
- A debounce circuit can remove the series of pulses from a contact bounce and produce a single smooth transition
 - Position A (SR=01) \rightarrow bouncing (SR=11) \rightarrow Position B (SR=10)

$$Q = 1$$
 (set) $\rightarrow Q = 1$ (no change) $\rightarrow Q = 0$ (reset)



University Of Diyala College Of Engineering Department of Computer Engineering



1

Digital System Design II Asynchronous Sequential Logic Part II

Dr. Yasir Al-Zubaidi Third stage 2021

- Asynchronous Sequential Circuits
- Analysis Procedure
- Circuits with Latches
- Design Procedure
- Reduction of State and Flow Tables
- Race-Free State Assignment
- Hazards
- Design Example

Design Procedure

1. Obtain a primitive flow table from the given design specifications

2. Reduce the flow table by merging rows in the primitive flow table

3. Assign binary state variables to each row of the reduced flow to obtain the transition table.

4. Assign output values to the dashes associated with the unstable states to obtain the output map.

5. Simplify the Boolean functions of the excitation and output variables and draw the logic diagram

Primitive Flow Table

- Design example: gated latch
- Two Input (G = gate , D = Data).
- One output is Q , the gated latch is a memory element that;
 - Accept the value of D when G=1
 - Retain this value after G goes to 0 (D has no effects now)
 - Obtain the flow table by listing all possible states.
 - Dash marks are given when both inputs change simultaneously
 - Outputs of unstable states are don't care

	Input		Output		
State	D	G	Q	Comments	
а	0	1	0	D=Q because G=1	
b	1	1	1	D=Q because G=1	
с	0	0	0	After states a or d	
d	1	0	0	After state c	
е	1	0	1 After states b or		
f	0	0	1	After state e	



Reduce the Flow Table

- Two or more rows can be merged into one row if there are non-conflicting states and outputs in every columns
- After merged into one row:
 - Don't care entries are overwritten
 - Stable states and output values are included
 - A common symbol is given to the merged row
- Formal reduction procedure is given in next section



Transition Table and Logic Diagram



- Assign a binary value to each state to generate the transition table
 - a=0, b=1 in this example
- Directly use the simplified Boolean function for the excitation variable Y
 - An asynchronous circuit without latch is produced





Outputs for Unstable States

- Objective: no momentary false outputs occur when the circuit switches between stable states
- If the output value is not changed, the intermediate unstable state must have the same output value
 - $0 \rightarrow 1$ (unstable) $\rightarrow 0$ (X)
 - $0 \rightarrow 0$ (unstable) $\rightarrow 0$ (O)
- If the output value changed, the intermediate outputs are don't care
 - It makes no difference when the output change occurs



- Asynchronous Sequential Circuits
- Analysis Procedure
- Circuits with Latches
- Design Procedure
- Reduction of State and Flow Tables
- Race-Free State Assignment
- Hazards
- Design Example

State Reduction

- Two states are equivalent if they have the same output and go to the same (equivalent) next states for each possible input
 - Ex: (a,b) are equivalent
 (c,d) are equivalent
- State reduction procedure is similar in both sync. & async. sequential circuits

Present	Next	State	Output	
State	x=0	x=1	x=0	x=1
a	С	b	0	1
b	d	а	0	1
С	а	d	1	0
d	b	d	1	0

- For completely specified state tables:
 - \rightarrow use implication table
- For incompletely specified state tables:
 - \rightarrow use compatible pairs

Implication Table Method (1/2)

Step 1: build the implication chart





Merge the Flow Table

- The state table may be incompletely specified
 - Some next states and outputs are don't care
- Primitive flow tables are always incompletely specified
 - Several synchronous circuits also have this property
- Incompletely specified states are not "equivalent"
 - Instead, we are going to find "compatible" states
 - Two states are compatible if they have the same output and compatible next states whenever specified
- Three procedural steps:
 - Determine all compatible pairs
 - Find the maximal compatibles
 - Find a minimal closed collection of compatibles

9-37





Closed Covering Condition

- The set of chosen compatibles must cover all the states and must be closed
 - Closed covering
- The closure condition is satisfied if
 - There are no implied states
 - The implied states are included within the set
- Ex: if remove (a,b) in the right
 - (a,c,d) (b,e,f) are left in the set
 - All six states are still included
 - No implied states according to its implication table 9-23(b)





- Asynchronous Sequential Circuits
- Analysis Procedure
- Circuits with Latches
- Design Procedure
- Reduction of State and Flow Tables
- Race-Free State Assignment
- Hazards
- Design Example

Race-Free State Assignment

- Objective: choose a proper binary state assignment to prevent critical races
- Only one variable can change at any given time when a state transition occurs
- States between which transitions occur will be given adjacent assignments
 - Two binary values are said to be adjacent if they differ in only one variable
- To ensure that a transition table has no critical races, every possible state transition should be checked
 - A tedious work when the flow table is large
 - Only 3-row and 4-row examples are demonstrated

3-Row Flow Table Example (1/2)

- Three states require two binary variables
- Outputs are omitted for simplicity
- Adjacent info. are represented by a transition diagram
- a and c are still not adjacent in such an assignment !!
 - Impossible to make all states adjacent if only 3 states are used









Multiple-Row Method

- Multiple-row method is easier
 - May not as efficient as in above shared-row method
- Each stable state is duplicated with exactly the same output
 - Behaviors are still the same
- While choosing the next states, choose the adjacent one



00

 b_1

b2

b1

b2

c1

 $000 = a_1$

 $111 = a_2$

 $001 = b_1$

 $110 = b_2$

 $011 = c_1$

01

a1

a2

d2

 d_1

a2

11

 d_1

dz

 b_1

b2

 b_1

10

 a_1

*a*₂

 a_1

a2

 c_1

- Asynchronous Sequential Circuits
- Analysis Procedure
- Circuits with Latches
- Design Procedure
- Reduction of State and Flow Tables
- Race-Free State Assignment
- Hazards
- Design Example





Hazard-Free Circuit

- Hazard can be detected by inspecting the map
- The change of input results in a change of covered product term
 - \rightarrow Hazard exists
 - Ex: 111 \rightarrow 101 in (a)
- To eliminate the hazard, enclose the two minterms in another product term
 - Results in redundant gates







Essential Hazards

- Besides static and dynamic hazards, another type of hazard in asynchronous circuits is called essential hazard
- Caused by unequal delays along two or more paths that originate from the *same input*
- Cannot be corrected by adding redundant gates
- Can only be corrected by adjusting the amount of delay in the affected path
 - Each feedback path should be examined carefully !!

- Asynchronous Sequential Circuits
- Analysis Procedure
- Circuits with Latches
- Design Procedure
- Reduction of State and Flow Tables
- Race-Free State Assignment
- Hazards
- Design Example
Recommended Design Procedure

- 1. State the design specifications
- 2. Derive a primitive flow table
- 3. Reduce the flow table by merging the rows
- 4. Make a race-free binary state assignment
- 5. Obtain the transition table and output map
- 6. Obtain the logic diagram using SR latches

9-57

Primitive Flow Table

- Design a negative-edge-triggered
 T flip-flop
- Two inputs: T(toggle) and C(clock)
 - T=1: toggle, T=0: no change
- One output: Q

	Input		Output		
State	Т	С	Q	Comments	
а	1	1	0	Initial output is 0	
b	1	0	1	After state a	
С	1	1	1	Initial output is 1	
d	1	0	0	After state c	
е	0	0	0	After states d or f	
f	0	1	0	After states e or a	
g	0	0	1	After states b or h	
h	0	1	1	After states g or c	

TC									
	_00	01	11	10					
a	- , -	f , –	<i>a</i> , 0	b ,-					
b	g ,-	- , -	с,-	(b), 1					
с	- , -	h ,-	©, 1	d ,-					
d	e , -	- ,-	a ,-	(d), 0					
e	@,0	f ,-	-,-	d ,-					
ſ	e ,-	(f), 0	a ,-	- ,-					
g	(g), 1	h ,-	-,-	b ,-					
h	g ,-	(h), 1	c ,-		9-58				





